llvm-project/llvm/lib/Target/ARM
Rafael Espindola c7829d62c0 implement SRL and MUL
llvm-svn: 30262
2006-09-11 19:24:19 +00:00
..
.cvsignore Ignore generated files 2006-05-27 01:23:30 +00:00
ARM.h add more condition codes 2006-09-02 20:24:25 +00:00
ARM.td getCalleeSaveRegs and getCalleeSaveRegClasses are no long TableGen'd. 2006-05-18 00:12:58 +00:00
ARMAsmPrinter.cpp partial implementation of the ARM Addressing Mode 1 2006-09-11 17:25:40 +00:00
ARMFrameInfo.h use @ for comments 2006-08-25 17:55:16 +00:00
ARMISelDAGToDAG.cpp add the correct fallback for ARMDAGToDAGISel::SelectAddrMode1 2006-09-11 19:23:32 +00:00
ARMInstrInfo.cpp partial implementation of the ARM Addressing Mode 1 2006-09-11 17:25:40 +00:00
ARMInstrInfo.h change the addressing mode of the str instruction to reg+imm 2006-08-08 20:35:03 +00:00
ARMInstrInfo.td implement SRL and MUL 2006-09-11 19:24:19 +00:00
ARMRegisterInfo.cpp partial implementation of the ARM Addressing Mode 1 2006-09-11 17:25:40 +00:00
ARMRegisterInfo.h getCalleeSaveRegs and getCalleeSaveRegClasses are no long TableGen'd. 2006-05-18 00:12:58 +00:00
ARMRegisterInfo.td Constify some methods. Patch provided by Anton Vayvod, thanks! 2006-08-17 22:00:08 +00:00
ARMTargetAsmInfo.cpp Break out target asm info into separate files. 2006-09-07 22:05:02 +00:00
ARMTargetAsmInfo.h Break out target asm info into separate files. 2006-09-07 22:05:02 +00:00
ARMTargetMachine.cpp 1. Remove condition on delete. 2006-09-07 23:39:26 +00:00
ARMTargetMachine.h 1. Remove condition on delete. 2006-09-07 23:39:26 +00:00
Makefile added a skeleton of the ARM backend 2006-05-14 22:18:28 +00:00
README.txt add a README.txt 2006-08-22 12:22:46 +00:00

README.txt

//===---------------------------------------------------------------------===//
// Random ideas for the ARM backend.
//===---------------------------------------------------------------------===//

Consider implementing a select with two conditional moves:

cmp x, y
moveq dst, a
movne dst, b