.. |
AArch64
|
GlobalISel: Add G_BITREVERSE
|
2019-09-04 17:06:53 +00:00 |
AMDGPU
|
AMDGPU: Handle frame index expansion with no free SGPRs pre gfx9
|
2019-09-04 17:12:57 +00:00 |
ARC
|
…
|
|
ARM
|
[ARM][ParallelDSP] SExt mul for accumulation
|
2019-09-04 08:41:34 +00:00 |
AVR
|
…
|
|
BPF
|
[BPF] Fix bpf llvm-objdump issues.
|
2019-08-17 22:12:00 +00:00 |
Generic
|
[GlobalISel] Handle multiple registers in dbg.value intrinsic
|
2019-08-20 16:28:37 +00:00 |
Hexagon
|
[Hexagon] Improve generated code for test-if-bit-clear, one more time
|
2019-09-04 15:22:36 +00:00 |
Inputs
|
[CodeGen] Add stack protector tests where the guard gets re-assigned
|
2019-07-17 20:46:16 +00:00 |
Lanai
|
…
|
|
MIR
|
AMDGPU: Add amdgpu-32bit-address-high-bits to MIR serialization
|
2019-08-27 18:18:38 +00:00 |
MSP430
|
…
|
|
Mips
|
[mips] Switch to the `.text` section after emitting asm file preamble
|
2019-09-03 10:24:07 +00:00 |
NVPTX
|
[NVPTX] Fix PR41651
|
2019-07-30 19:52:01 +00:00 |
PowerPC
|
[MemorySSA] Disable MemorySSA use.
|
2019-09-03 21:20:46 +00:00 |
RISCV
|
[RISCV] Enable tail call opt for variadic function
|
2019-09-04 02:03:36 +00:00 |
SPARC
|
[test] Fix tests when run on windows after SVN r369426. NFC.
|
2019-08-20 20:58:02 +00:00 |
SystemZ
|
[SystemZ] Recognize INLINEASM_BR in backend.
|
2019-09-03 13:31:22 +00:00 |
Thumb
|
Revert [MBP] Disable aggressive loop rotate in plain mode
|
2019-08-29 19:03:58 +00:00 |
Thumb2
|
[ARM] Ignore Implicit CPSR regs when lowering from Machine to MC operands
|
2019-09-03 11:30:54 +00:00 |
WebAssembly
|
[WebAssembly] Compare functions by names in Emscripten Sjlj
|
2019-09-03 22:26:49 +00:00 |
WinCFGuard
|
…
|
|
WinEH
|
Revert [Windows] Disable TrapUnreachable for Win64, add SEH_NoReturn
|
2019-09-03 22:27:27 +00:00 |
X86
|
[X86] Pre-commit test cases and test run line changes for D67087
|
2019-09-04 17:33:38 +00:00 |
XCore
|
…
|
|