forked from OSchip/llvm-project
672c710de4
Patch by Nitesh Jain. Summary: The type of Imm in MipsDisassembler.cpp was incorrect since SignExtend64 return int64_t type.As per the MIPSr6 doc ,the offset is added to the address of the instruction following the branch (not the branch itself), to form a PC-relative effective target address hence “4” is added to the offset. The offset of some test case are update to reflect the changes due to “ + 4 ” offset and new test case for negative offset are added. Reviewers: dsanders, vkalintiris Differential Revision: http://reviews.llvm.org/D17540 llvm-svn: 270542 |
||
|---|---|---|
| .. | ||
| Interpreter | ||
| MCJIT | ||
| OrcLazy | ||
| OrcMCJIT | ||
| RuntimeDyld | ||
| 2010-01-15-UndefValue.ll | ||
| fma3-jit.ll | ||
| frem.ll | ||
| lit.local.cfg | ||
| mov64zext32.ll | ||
| test-interp-vec-arithm_float.ll | ||
| test-interp-vec-arithm_int.ll | ||
| test-interp-vec-cast.ll | ||
| test-interp-vec-insertelement.ll | ||
| test-interp-vec-insertextractvalue.ll | ||
| test-interp-vec-loadstore.ll | ||
| test-interp-vec-logical.ll | ||
| test-interp-vec-select.ll | ||
| test-interp-vec-setcond-fp.ll | ||
| test-interp-vec-setcond-int.ll | ||
| test-interp-vec-shift.ll | ||
| test-interp-vec-shuffle.ll | ||