| .. |
|
AArch64
|
[AArch64] Reserve a 16 byte aligned amount of fixed stack for win64 varargs
|
2017-07-25 05:20:01 +00:00 |
|
AMDGPU
|
[DAG] Fix typo preventing some stores merges to truncated stores.
|
2017-07-23 02:06:28 +00:00 |
|
ARM
|
Remove Bitrig: LLVM Changes
|
2017-07-21 22:48:47 +00:00 |
|
AVR
|
[AVR] Remove the instrumentation pass
|
2017-07-23 23:39:11 +00:00 |
|
BPF
|
[DAG] Fix typo preventing some stores merges to truncated stores.
|
2017-07-23 02:06:28 +00:00 |
|
Generic
|
[AVR] Add/remove XFAILs to get the backend passing Generic CodeGen tests
|
2017-07-16 23:33:50 +00:00 |
|
Hexagon
|
[Hexagon] Recognize C4_cmpneqi, C4_cmpltei and C4_cmplteui in NewValueJump
|
2017-07-24 19:35:48 +00:00 |
|
Inputs
|
…
|
|
|
Lanai
|
CodeGen: Rename DEBUG_TYPE to match passnames
|
2017-05-25 21:26:32 +00:00 |
|
MIR
|
AMDGPU: Implement memory model
|
2017-07-21 21:19:23 +00:00 |
|
MSP430
|
[DAG] Improve Aliasing of operations to static alloca
|
2017-07-18 20:06:24 +00:00 |
|
Mips
|
Fix endianness bug in DAGCombiner::visitTRUNCATE and visitEXTRACT_VECTOR_ELT
|
2017-07-25 09:40:35 +00:00 |
|
NVPTX
|
[NVPTX] Add lowering of i128 params.
|
2017-07-20 21:16:03 +00:00 |
|
Nios2
|
[Nios2] Target registration
|
2017-05-29 09:48:30 +00:00 |
|
PowerPC
|
[PowerPC] Ensure displacements for DQ-Form instructions are multiples of 16
|
2017-07-13 18:17:10 +00:00 |
|
SPARC
|
[SPARC] Clean up the support for disabling fsmuld and fmuls instructions.
|
2017-07-20 20:09:11 +00:00 |
|
SystemZ
|
[SystemZ] test update
|
2017-07-21 13:14:17 +00:00 |
|
Thumb
|
[ARM] Allow rematerialization of ARM Thumb literal pool loads
|
2017-07-14 08:23:56 +00:00 |
|
Thumb2
|
[ARM] Adjust ifcvt heuristic for the diamond ifcvt case
|
2017-07-12 13:23:10 +00:00 |
|
WebAssembly
|
Revert r308273 to reinstate part of r308100.
|
2017-07-19 04:15:30 +00:00 |
|
WinEH
|
…
|
|
|
X86
|
[X86] Add 24-byte memcmp tests (PR33914)
|
2017-07-25 10:33:36 +00:00 |
|
XCore
|
[DAG] Improve Aliasing of operations to static alloca
|
2017-07-18 20:06:24 +00:00 |
3459f108f8