.. |
AArch64
|
[ShrinkWrap][PEI] Do not insert epilogue for unreachable blocks.
|
2015-07-10 22:09:55 +00:00 |
AMDGPU
|
DAGCombiner: Assume invariant load cannot alias a store
|
2015-07-10 22:17:40 +00:00 |
ARM
|
ARMLoadStoreOpt: Merge subs/adds into LDRD/STRD; Factor out common code
|
2015-07-10 18:37:33 +00:00 |
BPF
|
[bpf] rename triple names bpf_be -> bpfeb
|
2015-06-05 16:11:14 +00:00 |
CPP
|
[opaque pointer type] Add textual IR support for explicit type parameter to the call instruction
|
2015-04-16 23:24:18 +00:00 |
Generic
|
llc: Add a 'run-pass' option.
|
2015-07-06 17:44:26 +00:00 |
Hexagon
|
[Hexagon] Add support for atomic RMW operations
|
2015-07-09 14:51:21 +00:00 |
Inputs
|
IR: Give 'DI' prefix to debug info metadata
|
2015-04-29 16:38:44 +00:00 |
MIR
|
MIR Serialization: Serialize the virtual register operands.
|
2015-07-10 22:51:20 +00:00 |
MSP430
|
[opaque pointer type] Add textual IR support for explicit type parameter to gep operator
|
2015-03-13 18:20:45 +00:00 |
Mips
|
Fix "the the" in comments.
|
2015-06-19 01:53:21 +00:00 |
NVPTX
|
Actually support volatile memcpys in NVPTX lowering
|
2015-07-10 15:40:33 +00:00 |
PowerPC
|
Add missing builtins to the PPC back end for ABI compliance (vol. 2)
|
2015-07-05 06:03:51 +00:00 |
SPARC
|
[SPARC] Cleanup handling of the Y/ASR registers.
|
2015-07-08 16:25:12 +00:00 |
SystemZ
|
[DAGCombiner] Account for getVectorIdxTy() when narrowing vector load
|
2015-05-05 19:34:10 +00:00 |
Thumb
|
Move the personality function from LandingPadInst to Function
|
2015-06-17 20:52:32 +00:00 |
Thumb2
|
ARMLoadStoreOptimizer: Create LDRD/STRD on thumb2
|
2015-07-10 18:28:49 +00:00 |
WebAssembly
|
[WebAssembly] Create a CodeGen unittest directory.
|
2015-07-06 23:14:57 +00:00 |
WinEH
|
[SEH] Push reloads of the SEH code past phi nodes
|
2015-07-10 22:21:54 +00:00 |
X86
|
[ShrinkWrap][PEI] Do not insert epilogue for unreachable blocks.
|
2015-07-10 22:09:55 +00:00 |
XCore
|
Move the personality function from LandingPadInst to Function
|
2015-06-17 20:52:32 +00:00 |