Simon Dardis 0d378a9eed [mips][micromips] Fix (dis)assembly of bc1(t|f) ... Previously these instructions were marked codegen only and had an under-specified instruction description that did not record the fcc register. Reviewers: atanasyan, abeserminji Differential Revision: https://reviews.llvm.org/D38847 llvm-svn: 315905		2017-10-16 14:20:22 +00:00
..
AArch64	[AArch64] v8.3-a complex number support	2017-08-31 09:27:04 +00:00
AMDGPU	[AMDGPU][MC][GFX9] Added op_sel support for v_mad_*16, v_fma_f16, v_div_fixup_f16	2017-08-16 15:16:32 +00:00
ARC	[ARC] Add ARC backend.	2017-08-24 15:40:33 +00:00
ARM	[ARM] v8.3-a complex number support	2017-09-29 13:11:33 +00:00
Hexagon	[Hexagon] Replace instruction definitions with auto-generated ones	2017-02-10 15:33:13 +00:00
Lanai	[lanai] Add Lanai backend.	2016-03-28 13:09:54 +00:00
Mips	[mips][micromips] Fix (dis)assembly of bc1(t|f)	2017-10-16 14:20:22 +00:00
PowerPC	[Power9] Add missing Power9 instructions.	2017-09-19 15:22:36 +00:00
Sparc	This change adds co-processor condition branching and conditional traps to the Sparc back-end.	2016-03-09 18:20:21 +00:00
SystemZ	[SystemZ] Add support for IBM z14 processor (3/3)	2017-07-17 17:44:20 +00:00
X86	This patch is a result of D37262: The issues with X86 prefixes. It closes PR7709, PR17697, PR19251, PR32809 and PR21640. There could be other bugs closed by this patch.	2017-10-16 11:14:29 +00:00
XCore	…