forked from OSchip/llvm-project
100 lines
2.8 KiB
ArmAsm
100 lines
2.8 KiB
ArmAsm
@ RUN: llvm-mc -triple thumbv6m -show-encoding < %s | FileCheck %s
|
|
@ RUN: llvm-mc -triple thumbv7m -show-encoding < %s | FileCheck %s
|
|
|
|
adds r1, r1, #3
|
|
@ CHECK: adds r1, r1, #3 @ encoding: [0xc9,0x1c]
|
|
|
|
adds r1, #3
|
|
@ CHECK: adds r1, #3 @ encoding: [0x03,0x31]
|
|
|
|
adds r0, r0, #8
|
|
@ CHECK: adds r0, #8 @ encoding: [0x08,0x30]
|
|
|
|
adds r0, r0, r0
|
|
@ CHECK: adds r0, r0, r0 @ encoding: [0x00,0x18]
|
|
|
|
add r0, r0, r8
|
|
@ CHECK: add r0, r8 @ encoding: [0x40,0x44]
|
|
|
|
add r1, r8, r1
|
|
@ CHECK: add r1, r8 @ encoding: [0x41,0x44]
|
|
|
|
add sp, sp, r0
|
|
@ CHECK: add sp, r0 @ encoding: [0x85,0x44]
|
|
|
|
add r4, sp, r4
|
|
@ CHECK: add r4, sp, r4 @ encoding: [0x6c,0x44]
|
|
|
|
add r4, r4, sp
|
|
@ CHECK: add r4, sp @ encoding: [0x6c,0x44]
|
|
|
|
add sp, sp, #32
|
|
@ FIXME: ARMARM says 'add sp, sp, #32'
|
|
@ CHECK: add sp, #32 @ encoding: [0x08,0xb0]
|
|
|
|
add r5, sp, #1016
|
|
@ CHECK: add r5, sp, #1016 @ encoding: [0xfe,0xad]
|
|
|
|
add r0, r0, r1
|
|
@ CHECK: add r0, r1 @ encoding: [0x08,0x44]
|
|
|
|
add r2, r2, r3
|
|
@ CHECK: add r2, r3 @ encoding: [0x1a,0x44]
|
|
|
|
subs r0, r0, r0
|
|
@ CHECK: subs r0, r0, r0 @ encoding: [0x00,0x1a]
|
|
|
|
subs r3, r3, #5
|
|
@ CHECK: subs r3, r3, #5 @ encoding: [0x5b,0x1f]
|
|
|
|
subs r3, #5
|
|
@ CHECK: subs r3, #5 @ encoding: [0x05,0x3b]
|
|
|
|
subs r2, r2, #8
|
|
@ CHECK: subs r2, #8 @ encoding: [0x08,0x3a]
|
|
|
|
sub sp, sp, #16
|
|
@ CHECK: sub sp, #16 @ encoding: [0x84,0xb0]
|
|
|
|
ands r0, r1, r0
|
|
@ CHECK: ands r0, r1 @ encoding: [0x08,0x40]
|
|
|
|
ands r0, r0, r1
|
|
@ CHECK: ands r0, r1 @ encoding: [0x08,0x40]
|
|
|
|
eors r0, r0, r1
|
|
@ CHECK: eors r0, r1 @ encoding: [0x48,0x40]
|
|
|
|
eors r0, r1, r0
|
|
@ CHECK: eors r0, r1 @ encoding: [0x48,0x40]
|
|
|
|
lsls r0, r0, r1
|
|
@ CHECK: lsls r0, r1 @ encoding: [0x88,0x40]
|
|
|
|
lsrs r0, r0, r1
|
|
@ CHECK: lsrs r0, r1 @ encoding: [0xc8,0x40]
|
|
|
|
asrs r0, r0, r1
|
|
@ CHECK: asrs r0, r1 @ encoding: [0x08,0x41]
|
|
|
|
adcs r0, r0, r1
|
|
@ CHECK: adcs r0, r1 @ encoding: [0x48,0x41]
|
|
|
|
adcs r0, r1, r0
|
|
@ CHECK: adcs r0, r1 @ encoding: [0x48,0x41]
|
|
|
|
sbcs r0, r0, r1
|
|
@ CHECK: sbcs r0, r1 @ encoding: [0x88,0x41]
|
|
|
|
rors r0, r0, r1
|
|
@ CHECK: rors r0, r1 @ encoding: [0xc8,0x41]
|
|
|
|
orrs r0, r0, r1
|
|
@ CHECK: orrs r0, r1 @ encoding: [0x08,0x43]
|
|
|
|
orrs r0, r1, r0
|
|
@ CHECK: orrs r0, r1 @ encoding: [0x08,0x43]
|
|
|
|
bics r0, r0, r1
|
|
@ CHECK: bics r0, r1 @ encoding: [0x88,0x43]
|