| .. |
|
AArch64
|
[AArch64] Generate dot for v16i8 sum reduction to i32
|
2020-10-02 17:11:02 +01:00 |
|
AMDGPU
|
CodeGen: Fix livein calculation in MachineBasicBlock splitAt
|
2020-10-02 10:45:04 +09:00 |
|
ARC
|
[ARC] Update brcc test.
|
2020-08-28 17:07:25 -07:00 |
|
ARM
|
[ARM] Prevent constants from iCmp instruction from being hoisted if part of a min(max()) pattern
|
2020-10-02 09:28:35 +00:00 |
|
AVR
|
[AVR] fix interrupt stack pointer restoration
|
2020-10-01 18:52:13 +13:00 |
|
BPF
|
BPF: explicitly specify bpfel triple for certain tests
|
2020-09-28 20:25:25 -07:00 |
|
Generic
|
[Intrinsics] define semantics for experimental fmax/fmin vector reductions
|
2020-09-12 09:10:28 -04:00 |
|
Hexagon
|
[NPM] Add target specific hook to add passes for New Pass Manager
|
2020-09-30 13:29:43 -07:00 |
|
Inputs
|
…
|
|
|
Lanai
|
…
|
|
|
MIR
|
Revert "[AMDGPU] Reorganize GCN subtarget features for unaligned access"
|
2020-09-29 15:33:34 +02:00 |
|
MSP430
|
…
|
|
|
Mips
|
Reapply "RegAllocFast: Rewrite and improve"
|
2020-09-30 10:35:25 -04:00 |
|
NVPTX
|
…
|
|
|
PowerPC
|
[PowerPC] Put the CR field in low bits of GRC during copying CRRC to GRC.
|
2020-10-02 01:26:18 +00:00 |
|
RISCV
|
[RISCV] Support Shadow Call Stack
|
2020-09-17 16:02:35 -07:00 |
|
SPARC
|
Reapply "RegAllocFast: Rewrite and improve"
|
2020-09-30 10:35:25 -04:00 |
|
SystemZ
|
Reapply "RegAllocFast: Rewrite and improve"
|
2020-09-30 10:35:25 -04:00 |
|
Thumb
|
…
|
|
|
Thumb2
|
[ARM][LowOverheadLoops] Adjust Start insertion.
|
2020-10-01 10:49:19 +01:00 |
|
VE
|
[VE] Support TargetBlockAddress
|
2020-10-01 00:48:21 +09:00 |
|
WebAssembly
|
Revert "[WebAssembly] Emulate v128.const efficiently"
|
2020-10-02 09:26:21 -07:00 |
|
WinCFGuard
|
Revert "[CFGuard] Add address-taken IAT tables and delay-load support"
|
2020-10-01 11:29:54 -07:00 |
|
WinEH
|
…
|
|
|
X86
|
Fix interaction between stack alignment and inline-asm stack clash protection
|
2020-10-02 16:51:49 +02:00 |
|
XCore
|
…
|
|
432e4e56d3