llvm-project/llvm/lib/CodeGen/MIRParser
Alex Lorenz 0153e59935 Fix PR 24724 - The implicit register verifier shouldn't assume certain operand
order.

The implicit register verifier in the MIR parser should only check if the
instruction's default implicit operands are present in the instruction. It
should not check the order in which they occur.

llvm-svn: 247283
2015-09-10 14:04:34 +00:00
..
CMakeLists.txt MIR Serialization: Introduce a lexer for machine instructions. 2015-06-22 20:37:46 +00:00
LLVMBuild.txt MIRParser/LLVMBuild.txt: Add MC for MCRegisterInfo::getDwarfRegNum(). 2015-07-24 01:12:36 +00:00
MILexer.cpp MIR Serialization: Serialize the pointer IR expression values in the machine 2015-08-21 21:54:12 +00:00
MILexer.h MIR Serialization: Serialize the pointer IR expression values in the machine 2015-08-21 21:54:12 +00:00
MIParser.cpp Fix PR 24724 - The implicit register verifier shouldn't assume certain operand 2015-09-10 14:04:34 +00:00
MIParser.h MIR Serialization: Serialize MMI's variable debug information. 2015-08-19 00:13:25 +00:00
MIRParser.cpp MIR Serialization: Serialize MMI's variable debug information. 2015-08-19 00:13:25 +00:00
Makefile