forked from OSchip/llvm-project
ddc57afab9
RISC-V psABI doesn't specify TLS relaxation. It can be handled the same way as we handle ARM TLS. RISC-V TLS is even simpler because GD/LD use the same relocation type. Reviewed By: jrtc27, ruiu Differential Revision: https://reviews.llvm.org/D63220 llvm-svn: 364813 |
||
---|---|---|
.. | ||
AArch64.cpp | ||
AMDGPU.cpp | ||
ARM.cpp | ||
AVR.cpp | ||
Hexagon.cpp | ||
MSP430.cpp | ||
Mips.cpp | ||
MipsArchTree.cpp | ||
PPC.cpp | ||
PPC64.cpp | ||
RISCV.cpp | ||
SPARCV9.cpp | ||
X86.cpp | ||
X86_64.cpp |