..
AsmParser
std::isspace -> llvm::isSpace (where locale should be ignored)
2020-05-02 15:36:04 +02:00
Disassembler
[Hexagon] v67+ HVX register pairs should support either direction
2020-02-14 12:43:43 -06:00
MCTargetDesc
HexagonShuffler.h - remove duplicate STLExtras.h include. NFC.
2020-04-24 13:27:56 +01:00
TargetInfo
CMake: Make most target symbols hidden by default
2020-01-14 19:46:52 -08:00
BitTracker.cpp
[Hexagon] Fixes -Wrange-loop-analysis warnings
2019-12-22 19:35:02 +01:00
BitTracker.h
…
CMakeLists.txt
Move RDF from Hexagon to Codegen
2020-03-17 12:43:14 -07:00
Hexagon.h
…
Hexagon.td
[TableGen] Support combining AssemblerPredicates with ORs
2020-03-13 17:13:51 +00:00
HexagonArch.h
[Hexagon] Add support for Hexagon/HVX v67 ISA
2020-01-20 16:16:49 -06:00
HexagonAsmPrinter.cpp
[MCStreamer] De-capitalize EmitValue EmitIntValue{,InHex}
2020-02-14 23:08:40 -08:00
HexagonAsmPrinter.h
[AsmPrinter][MCStreamer] De-capitalize EmitInstruction and EmitCFI*
2020-02-13 22:08:55 -08:00
HexagonBitSimplify.cpp
[Hexagon] Add support for Hexagon v67t microarchitecture (tiny core)
2020-01-21 11:35:10 -06:00
HexagonBitTracker.cpp
[Alignment][NFC] Transition to MachineFrameInfo::getObjectAlign()
2020-04-01 14:08:28 +00:00
HexagonBitTracker.h
…
HexagonBlockRanges.cpp
…
HexagonBlockRanges.h
…
HexagonBranchRelaxation.cpp
[Alignment][NFC] Deprecate Align::None()
2020-01-24 12:53:58 +01:00
HexagonCFGOptimizer.cpp
…
HexagonCallingConv.td
…
HexagonCommonGEP.cpp
Remove SequentialType from the type heirarchy.
2020-04-06 17:03:49 -07:00
HexagonConstExtenders.cpp
[Hexagon] Add a target feature to disable compound instructions
2020-01-16 12:37:30 -06:00
HexagonConstPropagation.cpp
[Hexagon] Add support for Hexagon v67t microarchitecture (tiny core)
2020-01-21 11:35:10 -06:00
HexagonCopyToCombine.cpp
[Pass] Ensure we don't include PassSupport.h or PassAnalysisSupport.h directly
2020-04-26 12:58:20 +01:00
HexagonDepArch.h
[Hexagon] Add support for Hexagon v67t microarchitecture (tiny core)
2020-01-21 11:35:10 -06:00
HexagonDepArch.td
[TableGen] Support combining AssemblerPredicates with ORs
2020-03-13 17:13:51 +00:00
HexagonDepDecoders.inc
[Hexagon] Remove unused operand definitions: s10_0Imm and s10_6Imm
2020-01-23 09:38:54 -06:00
HexagonDepIICHVX.td
[Hexagon] Add support for Hexagon/HVX v67 ISA
2020-01-20 16:16:49 -06:00
HexagonDepIICScalar.td
[Hexagon] Add support for Hexagon v67t microarchitecture (tiny core)
2020-01-21 11:35:10 -06:00
HexagonDepITypes.h
[Hexagon] Add support for Hexagon/HVX v67 ISA
2020-01-20 16:16:49 -06:00
HexagonDepITypes.td
[Hexagon] Add support for Hexagon/HVX v67 ISA
2020-01-20 16:16:49 -06:00
HexagonDepInstrFormats.td
[Hexagon] Add support for Hexagon/HVX v67 ISA
2020-01-20 16:16:49 -06:00
HexagonDepInstrInfo.td
[Hexagon] Add support for Hexagon/HVX v67 ISA
2020-01-20 16:16:49 -06:00
HexagonDepMapAsm2Intrin.td
[TableGen] Drop deprecated leading # operation (NOP) and replace ## with #
2020-04-25 16:26:45 -07:00
HexagonDepMappings.td
[Hexagon] Add support for Hexagon/HVX v67 ISA
2020-01-20 16:16:49 -06:00
HexagonDepMask.h
[Hexagon] Add support for Hexagon/HVX v67 ISA
2020-01-20 16:16:49 -06:00
HexagonDepOperands.td
[Hexagon] Remove unused operand definitions: s10_0Imm and s10_6Imm
2020-01-23 09:38:54 -06:00
HexagonDepTimingClasses.h
[Hexagon] Add support for Hexagon/HVX v67 ISA
2020-01-20 16:16:49 -06:00
HexagonEarlyIfConv.cpp
Fix "pointer is null" static analyzer warnings. NFCI.
2020-01-10 11:10:42 +00:00
HexagonExpandCondsets.cpp
Make more use of MachineInstr::mayLoadOrStore.
2019-12-19 11:51:52 +00:00
HexagonFixupHwLoops.cpp
[Pass] Ensure we don't include PassSupport.h or PassAnalysisSupport.h directly
2020-04-26 12:58:20 +01:00
HexagonFrameLowering.cpp
CodeGen: Use Register in TargetFrameLowering
2020-04-07 17:07:44 -04:00
HexagonFrameLowering.h
CodeGen: Use Register in TargetFrameLowering
2020-04-07 17:07:44 -04:00
HexagonGenExtract.cpp
[IR] Split out target specific intrinsic enums into separate headers
2019-12-11 18:02:14 -08:00
HexagonGenInsert.cpp
Reland 'Fixed -Wdeprecated-copy warnings. NFCI.'
2019-11-23 23:09:39 +01:00
HexagonGenMux.cpp
[Hexagon] Validate the iterators before converting them to mux.
2019-11-14 13:01:16 -06:00
HexagonGenPredicate.cpp
Sink all InitializePasses.h includes
2019-11-13 16:34:37 -08:00
HexagonHardwareLoops.cpp
CodeGen: Convert some TII hooks to use Register
2020-04-03 14:52:54 -04:00
HexagonHazardRecognizer.cpp
…
HexagonHazardRecognizer.h
…
HexagonIICHVX.td
…
HexagonIICScalar.td
[llvm] NFC: Fix trivial typo in rst and td files
2020-04-23 14:26:32 +09:00
HexagonISelDAGToDAG.cpp
[Alignment][NFC] Deprecate getMaxAlignment
2020-03-18 14:48:45 +01:00
HexagonISelDAGToDAG.h
[Hexagon] Remove unused forward declarations. NFC.
2020-04-22 18:26:50 +01:00
HexagonISelDAGToDAGHVX.cpp
[Hexagon] Change HVX vector predicate types from v512/1024i1 to v64/128i1
2020-02-19 14:14:56 -06:00
HexagonISelLowering.cpp
Handle part-word LL/SC in atomic expansion pass
2020-04-28 10:07:39 -05:00
HexagonISelLowering.h
CodeGen: Use Register in TargetLowering
2020-04-08 12:10:58 -04:00
HexagonISelLoweringHVX.cpp
[Hexagon] Fix result word order when bitcasting vector pred to int64/128
2020-04-23 19:15:11 -05:00
HexagonInstrFormats.td
[llvm] NFC: Fix trivial typo in rst and td files
2020-04-23 14:26:32 +09:00
HexagonInstrFormatsV60.td
…
HexagonInstrFormatsV65.td
[llvm] NFC: Fix trivial typo in rst and td files
2020-04-23 14:26:32 +09:00
HexagonInstrInfo.cpp
std::isspace -> llvm::isSpace (where locale should be ignored)
2020-05-02 15:36:04 +02:00
HexagonInstrInfo.h
CodeGen: Convert some TII hooks to use Register
2020-04-03 14:52:54 -04:00
HexagonIntrinsics.td
[TableGen] Drop deprecated leading # operation (NOP) and replace ## with #
2020-04-25 16:26:45 -07:00
HexagonIntrinsicsV5.td
…
HexagonIntrinsicsV60.td
[Hexagon] Change HVX vector predicate types from v512/1024i1 to v64/128i1
2020-02-19 14:14:56 -06:00
HexagonLoopIdiomRecognition.cpp
Revert "[SCEV] Move ScalarEvolutionExpander.cpp to Transforms/Utils (NFC)."
2020-01-04 18:44:38 +00:00
HexagonMCInstLower.cpp
[Hexagon][NFC] Rename VK_Hexagon_PCREL to VK_PCREL
2020-02-19 09:52:58 -06:00
HexagonMachineFunctionInfo.cpp
…
HexagonMachineFunctionInfo.h
Add support for Linux/Musl ABI
2020-01-20 09:59:56 -06:00
HexagonMachineScheduler.cpp
…
HexagonMachineScheduler.h
…
HexagonMapAsm2IntrinV62.gen.td
…
HexagonMapAsm2IntrinV65.gen.td
…
HexagonNewValueJump.cpp
Sink all InitializePasses.h includes
2019-11-13 16:34:37 -08:00
HexagonOperands.td
…
HexagonOptAddrMode.cpp
Move RDF from Hexagon to Codegen
2020-03-17 12:43:14 -07:00
HexagonOptimizeSZextends.cpp
[IR] Split out target specific intrinsic enums into separate headers
2019-12-11 18:02:14 -08:00
HexagonPatterns.td
[Hexagon] Fix fshl/fshr -> combine() bug identified in D75114
2020-03-06 17:23:10 +00:00
HexagonPatternsHVX.td
[Hexagon] Bitcast v4i16 to v8i8, unify no-op casts between scalar and HVX
2019-09-23 14:33:27 +00:00
HexagonPatternsV65.td
…
HexagonPeephole.cpp
[Pass] Ensure we don't include PassSupport.h or PassAnalysisSupport.h directly
2020-04-26 12:58:20 +01:00
HexagonPseudo.td
[TableGen] Drop deprecated leading # operation (NOP) and replace ## with #
2020-04-25 16:26:45 -07:00
HexagonRDFOpt.cpp
Move RDF from Hexagon to Codegen
2020-03-17 12:43:14 -07:00
HexagonRegisterInfo.cpp
CodeGen: Use Register in TargetFrameLowering
2020-04-07 17:07:44 -04:00
HexagonRegisterInfo.h
[TargetRegisterInfo] Default trackLivenessAfterRegAlloc() to true
2020-01-19 14:20:37 -08:00
HexagonRegisterInfo.td
[Hexagon] Change HVX vector predicate types from v512/1024i1 to v64/128i1
2020-02-19 14:14:56 -06:00
HexagonSchedule.td
[Hexagon] Add support for Hexagon v67t microarchitecture (tiny core)
2020-01-21 11:35:10 -06:00
HexagonScheduleV5.td
…
HexagonScheduleV55.td
…
HexagonScheduleV60.td
…
HexagonScheduleV62.td
…
HexagonScheduleV65.td
…
HexagonScheduleV66.td
…
HexagonScheduleV67.td
[Hexagon] Add support for Hexagon/HVX v67 ISA
2020-01-20 16:16:49 -06:00
HexagonScheduleV67T.td
[Hexagon] Add support for Hexagon v67t microarchitecture (tiny core)
2020-01-21 11:35:10 -06:00
HexagonSelectionDAGInfo.cpp
…
HexagonSelectionDAGInfo.h
…
HexagonSplitConst32AndConst64.cpp
Apply llvm-prefer-register-over-unsigned from clang-tidy to LLVM
2019-08-15 19:22:08 +00:00
HexagonSplitDouble.cpp
CodeGen: Convert some TII hooks to use Register
2020-04-03 14:52:54 -04:00
HexagonStoreWidening.cpp
[Alignment][NFC] Use Align version of getMachineMemOperand
2020-03-30 15:46:27 +00:00
HexagonSubtarget.cpp
Handle cases for subregisters.
2020-04-30 20:32:33 -05:00
HexagonSubtarget.h
Provide operand indices to adjustSchedDependency
2020-04-17 11:08:44 +01:00
HexagonTargetMachine.cpp
[Hexagon] Add support for Hexagon/HVX v67 ISA
2020-01-20 16:16:49 -06:00
HexagonTargetMachine.h
…
HexagonTargetObjectFile.cpp
[Hexagon] Silence warning
2020-04-22 18:57:08 +02:00
HexagonTargetObjectFile.h
…
HexagonTargetStreamer.h
[MC] De-capitalize another set of MCStreamer::Emit* functions
2020-02-14 19:26:52 -08:00
HexagonTargetTransformInfo.cpp
[TTI] getScalarizationOverhead - use explicit VectorType operand
2020-05-05 16:59:23 +01:00
HexagonTargetTransformInfo.h
[TTI] getScalarizationOverhead - use explicit VectorType operand
2020-05-05 16:59:23 +01:00
HexagonVExtract.cpp
[Pass] Ensure we don't include PassSupport.h or PassAnalysisSupport.h directly
2020-04-26 12:58:20 +01:00
HexagonVLIWPacketizer.cpp
[MC] Widen the functional unit type from 32 to 64 bits.
2020-02-24 09:37:00 +01:00
HexagonVLIWPacketizer.h
[Hexagon] Add support for Hexagon v67t microarchitecture (tiny core)
2020-01-21 11:35:10 -06:00
HexagonVectorLoopCarriedReuse.cpp
[IR] Split out target specific intrinsic enums into separate headers
2019-12-11 18:02:14 -08:00
HexagonVectorPrint.cpp
[Hexagon] v67+ HVX register pairs should support either direction
2020-02-14 12:43:43 -06:00
LLVMBuild.txt
…
RDFCopy.cpp
Move RDF from Hexagon to Codegen
2020-03-17 12:43:14 -07:00
RDFCopy.h
Move RDF from Hexagon to Codegen
2020-03-17 12:43:14 -07:00
RDFDeadCode.cpp
Move RDF from Hexagon to Codegen
2020-03-17 12:43:14 -07:00
RDFDeadCode.h
Move RDF from Hexagon to Codegen
2020-03-17 12:43:14 -07:00
4e3c005554