forked from OSchip/llvm-project
34 lines
1.1 KiB
LLVM
34 lines
1.1 KiB
LLVM
; RUN: llc -march=hexagon -mcpu=hexagonv67t < %s | FileCheck %s
|
|
|
|
target triple = "hexagon"
|
|
|
|
; Disable CONST64 for tiny core since it is a memory operation and tiny core has
|
|
; only one memory resource per packet.
|
|
; CHECK: ##
|
|
; CHECK: ##
|
|
|
|
define void @analyze(i16* nocapture %in) local_unnamed_addr {
|
|
entry:
|
|
%0 = bitcast i16* %in to i64*
|
|
%1 = tail call i64 @llvm.hexagon.M2.mmachs.s1(i64 10230955697128160, i64 10230955697128160, i64 0)
|
|
store i64 %1, i64* %0, align 8
|
|
ret void
|
|
}
|
|
|
|
; CHECK-NOT: CONST64
|
|
define dso_local void @analyze2(i16* nocapture %in) local_unnamed_addr {
|
|
entry:
|
|
%arrayidx = getelementptr inbounds i16, i16* %in, i32 3
|
|
%0 = load i16, i16* %arrayidx, align 2
|
|
%conv = sext i16 %0 to i64
|
|
%1 = tail call i64 @llvm.hexagon.M2.mmacls.s1(i64 undef, i64 30432282833584128, i64 %conv)
|
|
%arrayidx4 = getelementptr inbounds i16, i16* %in, i32 4
|
|
%2 = bitcast i16* %arrayidx4 to i64*
|
|
store i64 %1, i64* %2, align 8
|
|
ret void
|
|
}
|
|
|
|
; Function Attrs: nounwind readnone
|
|
declare i64 @llvm.hexagon.M2.mmachs.s1(i64, i64, i64)
|
|
declare i64 @llvm.hexagon.M2.mmacls.s1(i64, i64, i64)
|