maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/mlir/test
History
River Riddle 1eb6994d6a [mlir][PDL] Add support for variadic operands and results in PDL 
This revision extends the PDL dialect to add support for variadic operands and results, with ranges of these values represented via the recently added !pdl.range type. To support this extension, three new operations have been added that closely match the single variant:
* pdl.operands : Define a range of input operands.
* pdl.results : Extract a result group from an operation.
* pdl.types : Define a handle to a range of types.

Support for these in the pdl interpreter dialect and byte code will be added in followup revisions.

Differential Revision: https://reviews.llvm.org/D95721
 		2021-03-16 13:20:18 -07:00
..
Analysis [MLIR] Create memref dialect and move dialect-specific ops from std. 2021-03-15 11:14:09 +01:00
Bindings [mlir] enable Python bindings for the MemRef dialect 2021-03-15 14:07:51 +01:00
CAPI [MLIR] Create memref dialect and move dialect-specific ops from std. 2021-03-15 11:14:09 +01:00
Conversion [mlir][PDL] Add support for variadic operands and results in PDL 2021-03-16 13:20:18 -07:00
Dialect [mlir][PDL] Add support for variadic operands and results in PDL 2021-03-16 13:20:18 -07:00
EDSC [MLIR] Create memref dialect and move dialect-specific ops from std. 2021-03-15 11:14:09 +01:00
Examples [MLIR] Create memref dialect and move dialect-specific ops from std. 2021-03-15 11:14:09 +01:00
IR [MLIR] Create memref dialect and move dialect-specific ops from std. 2021-03-15 11:14:09 +01:00
Integration [mlir][amx] blocked tilezero integration test 2021-03-16 08:49:31 -07:00
Interfaces/DataLayoutInterfaces [mlir] Introduce data layout modeling subsystem 2021-03-11 16:54:47 +01:00
Pass Avoid using /dev/null in test 2020-12-30 14:16:13 -08:00
Rewrite [mlir][pdl] Remove CreateNativeOp in favor of a more general ApplyNativeRewriteOp. 2021-03-16 13:20:18 -07:00
SDBM Remove global dialect registration 2020-10-24 00:35:55 +00:00
Target [mlir][amx] Add Intel AMX dialect (architectural-specific vector dialect) 2021-03-15 17:59:05 -07:00
Transforms [MLIR] Create memref dialect and move dialect-specific ops from std. 2021-03-15 11:14:09 +01:00
Unit [lit] Sort test start times based on prior test timing data 2021-03-16 05:23:04 -04:00
lib [mlir][pdl] Remove CreateNativeOp in favor of a more general ApplyNativeRewriteOp. 2021-03-16 13:20:18 -07:00
mlir-cpu-runner [MLIR] Create memref dialect and move dialect-specific ops from std. 2021-03-15 11:14:09 +01:00
mlir-linalg-ods-gen [mlir][linalg] Add support for using scalar attributes in TC ops. 2021-03-10 01:51:12 -08:00
mlir-opt [mlir][amx] Add Intel AMX dialect (architectural-specific vector dialect) 2021-03-15 17:59:05 -07:00
mlir-reduce [MLIR] Create memref dialect and move dialect-specific ops from std. 2021-03-15 11:14:09 +01:00
mlir-rocm-runner [mlir] NFC: split --shared-libs option into multiple lines. 2021-01-28 18:54:05 +01:00
mlir-spirv-cpu-runner [mlir] fix SPIR-V CPU and Vulkan runners after e2310704d8 2021-03-15 18:36:58 +01:00
mlir-tblgen Revert "[Canonicalizer] Process regions top-down instead of bottom up & reuse existing constants." 2021-03-15 10:27:55 +01:00
mlir-translate [mlir] Print the correct tool name in mlirTranslateMain 2021-01-05 19:17:01 -08:00
mlir-vulkan-runner [mlir] fix SPIR-V CPU and Vulkan runners after e2310704d8 2021-03-15 18:36:58 +01:00
APITest.h Mass update the MLIR license header to mention "Part of the LLVM project" 2020-01-26 03:58:30 +00:00
CMakeLists.txt [mlir][amx] Add Intel AMX dialect (architectural-specific vector dialect) 2021-03-15 17:59:05 -07:00
lit.cfg.py [mlir] Move cuda tests 2021-03-03 13:16:51 +01:00
lit.site.cfg.py.in [mlir][amx] Add Intel AMX dialect (architectural-specific vector dialect) 2021-03-15 17:59:05 -07:00