forked from OSchip/llvm-project
310 lines
16 KiB
YAML
310 lines
16 KiB
YAML
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
|
|
# RUN: llc -mtriple=aarch64-- -run-pass=legalizer %s -o - | FileCheck %s
|
|
---
|
|
name: test_pow
|
|
body: |
|
|
bb.0.entry:
|
|
; CHECK-LABEL: name: test_pow
|
|
; CHECK: [[COPY:%[0-9]+]]:_(s64) = COPY $d0
|
|
; CHECK: [[COPY1:%[0-9]+]]:_(s64) = COPY $d1
|
|
; CHECK: [[COPY2:%[0-9]+]]:_(s32) = COPY $s2
|
|
; CHECK: [[COPY3:%[0-9]+]]:_(s32) = COPY $s3
|
|
; CHECK: ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: $d0 = COPY [[COPY]](s64)
|
|
; CHECK: $d1 = COPY [[COPY1]](s64)
|
|
; CHECK: BL &pow, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $d0, implicit $d1, implicit-def $d0
|
|
; CHECK: [[COPY4:%[0-9]+]]:_(s64) = COPY $d0
|
|
; CHECK: ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: $x0 = COPY [[COPY4]](s64)
|
|
; CHECK: ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: $s0 = COPY [[COPY2]](s32)
|
|
; CHECK: $s1 = COPY [[COPY3]](s32)
|
|
; CHECK: BL &powf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $s0, implicit $s1, implicit-def $s0
|
|
; CHECK: [[COPY5:%[0-9]+]]:_(s32) = COPY $s0
|
|
; CHECK: ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: $w0 = COPY [[COPY5]](s32)
|
|
%0:_(s64) = COPY $d0
|
|
%1:_(s64) = COPY $d1
|
|
%2:_(s32) = COPY $s2
|
|
%3:_(s32) = COPY $s3
|
|
%4:_(s64) = G_FPOW %0, %1
|
|
$x0 = COPY %4(s64)
|
|
%5:_(s32) = G_FPOW %2, %3
|
|
$w0 = COPY %5(s32)
|
|
|
|
...
|
|
---
|
|
name: test_v4f16.pow
|
|
alignment: 4
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $d0, $d1
|
|
|
|
; CHECK-LABEL: name: test_v4f16.pow
|
|
; CHECK: liveins: $d0, $d1
|
|
; CHECK: [[COPY:%[0-9]+]]:_(<4 x s16>) = COPY $d0
|
|
; CHECK: [[COPY1:%[0-9]+]]:_(<4 x s16>) = COPY $d1
|
|
; CHECK: [[UV:%[0-9]+]]:_(s16), [[UV1:%[0-9]+]]:_(s16), [[UV2:%[0-9]+]]:_(s16), [[UV3:%[0-9]+]]:_(s16) = G_UNMERGE_VALUES [[COPY]](<4 x s16>)
|
|
; CHECK: [[UV4:%[0-9]+]]:_(s16), [[UV5:%[0-9]+]]:_(s16), [[UV6:%[0-9]+]]:_(s16), [[UV7:%[0-9]+]]:_(s16) = G_UNMERGE_VALUES [[COPY1]](<4 x s16>)
|
|
; CHECK: [[FPEXT:%[0-9]+]]:_(s32) = G_FPEXT [[UV]](s16)
|
|
; CHECK: [[FPEXT1:%[0-9]+]]:_(s32) = G_FPEXT [[UV4]](s16)
|
|
; CHECK: ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: $s0 = COPY [[FPEXT]](s32)
|
|
; CHECK: $s1 = COPY [[FPEXT1]](s32)
|
|
; CHECK: BL &powf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $s0, implicit $s1, implicit-def $s0
|
|
; CHECK: [[COPY2:%[0-9]+]]:_(s32) = COPY $s0
|
|
; CHECK: ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: [[FPTRUNC:%[0-9]+]]:_(s16) = G_FPTRUNC [[COPY2]](s32)
|
|
; CHECK: [[FPEXT2:%[0-9]+]]:_(s32) = G_FPEXT [[UV1]](s16)
|
|
; CHECK: [[FPEXT3:%[0-9]+]]:_(s32) = G_FPEXT [[UV5]](s16)
|
|
; CHECK: ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: $s0 = COPY [[FPEXT2]](s32)
|
|
; CHECK: $s1 = COPY [[FPEXT3]](s32)
|
|
; CHECK: BL &powf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $s0, implicit $s1, implicit-def $s0
|
|
; CHECK: [[COPY3:%[0-9]+]]:_(s32) = COPY $s0
|
|
; CHECK: ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: [[FPTRUNC1:%[0-9]+]]:_(s16) = G_FPTRUNC [[COPY3]](s32)
|
|
; CHECK: [[FPEXT4:%[0-9]+]]:_(s32) = G_FPEXT [[UV2]](s16)
|
|
; CHECK: [[FPEXT5:%[0-9]+]]:_(s32) = G_FPEXT [[UV6]](s16)
|
|
; CHECK: ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: $s0 = COPY [[FPEXT4]](s32)
|
|
; CHECK: $s1 = COPY [[FPEXT5]](s32)
|
|
; CHECK: BL &powf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $s0, implicit $s1, implicit-def $s0
|
|
; CHECK: [[COPY4:%[0-9]+]]:_(s32) = COPY $s0
|
|
; CHECK: ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: [[FPTRUNC2:%[0-9]+]]:_(s16) = G_FPTRUNC [[COPY4]](s32)
|
|
; CHECK: [[FPEXT6:%[0-9]+]]:_(s32) = G_FPEXT [[UV3]](s16)
|
|
; CHECK: [[FPEXT7:%[0-9]+]]:_(s32) = G_FPEXT [[UV7]](s16)
|
|
; CHECK: ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: $s0 = COPY [[FPEXT6]](s32)
|
|
; CHECK: $s1 = COPY [[FPEXT7]](s32)
|
|
; CHECK: BL &powf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $s0, implicit $s1, implicit-def $s0
|
|
; CHECK: [[COPY5:%[0-9]+]]:_(s32) = COPY $s0
|
|
; CHECK: ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: [[FPTRUNC3:%[0-9]+]]:_(s16) = G_FPTRUNC [[COPY5]](s32)
|
|
; CHECK: [[BUILD_VECTOR:%[0-9]+]]:_(<4 x s16>) = G_BUILD_VECTOR [[FPTRUNC]](s16), [[FPTRUNC1]](s16), [[FPTRUNC2]](s16), [[FPTRUNC3]](s16)
|
|
; CHECK: $d0 = COPY [[BUILD_VECTOR]](<4 x s16>)
|
|
; CHECK: RET_ReallyLR implicit $d0
|
|
%0:_(<4 x s16>) = COPY $d0
|
|
%1:_(<4 x s16>) = COPY $d1
|
|
%2:_(<4 x s16>) = G_FPOW %0, %1
|
|
$d0 = COPY %2(<4 x s16>)
|
|
RET_ReallyLR implicit $d0
|
|
|
|
...
|
|
---
|
|
name: test_v8f16.pow
|
|
alignment: 4
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $q0, $q1
|
|
|
|
; CHECK-LABEL: name: test_v8f16.pow
|
|
; CHECK: liveins: $q0, $q1
|
|
; CHECK: [[COPY:%[0-9]+]]:_(<8 x s16>) = COPY $q0
|
|
; CHECK: [[COPY1:%[0-9]+]]:_(<8 x s16>) = COPY $q1
|
|
; CHECK: [[UV:%[0-9]+]]:_(s16), [[UV1:%[0-9]+]]:_(s16), [[UV2:%[0-9]+]]:_(s16), [[UV3:%[0-9]+]]:_(s16), [[UV4:%[0-9]+]]:_(s16), [[UV5:%[0-9]+]]:_(s16), [[UV6:%[0-9]+]]:_(s16), [[UV7:%[0-9]+]]:_(s16) = G_UNMERGE_VALUES [[COPY]](<8 x s16>)
|
|
; CHECK: [[UV8:%[0-9]+]]:_(s16), [[UV9:%[0-9]+]]:_(s16), [[UV10:%[0-9]+]]:_(s16), [[UV11:%[0-9]+]]:_(s16), [[UV12:%[0-9]+]]:_(s16), [[UV13:%[0-9]+]]:_(s16), [[UV14:%[0-9]+]]:_(s16), [[UV15:%[0-9]+]]:_(s16) = G_UNMERGE_VALUES [[COPY1]](<8 x s16>)
|
|
; CHECK: [[FPEXT:%[0-9]+]]:_(s32) = G_FPEXT [[UV]](s16)
|
|
; CHECK: [[FPEXT1:%[0-9]+]]:_(s32) = G_FPEXT [[UV8]](s16)
|
|
; CHECK: ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: $s0 = COPY [[FPEXT]](s32)
|
|
; CHECK: $s1 = COPY [[FPEXT1]](s32)
|
|
; CHECK: BL &powf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $s0, implicit $s1, implicit-def $s0
|
|
; CHECK: [[COPY2:%[0-9]+]]:_(s32) = COPY $s0
|
|
; CHECK: ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: [[FPTRUNC:%[0-9]+]]:_(s16) = G_FPTRUNC [[COPY2]](s32)
|
|
; CHECK: [[FPEXT2:%[0-9]+]]:_(s32) = G_FPEXT [[UV1]](s16)
|
|
; CHECK: [[FPEXT3:%[0-9]+]]:_(s32) = G_FPEXT [[UV9]](s16)
|
|
; CHECK: ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: $s0 = COPY [[FPEXT2]](s32)
|
|
; CHECK: $s1 = COPY [[FPEXT3]](s32)
|
|
; CHECK: BL &powf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $s0, implicit $s1, implicit-def $s0
|
|
; CHECK: [[COPY3:%[0-9]+]]:_(s32) = COPY $s0
|
|
; CHECK: ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: [[FPTRUNC1:%[0-9]+]]:_(s16) = G_FPTRUNC [[COPY3]](s32)
|
|
; CHECK: [[FPEXT4:%[0-9]+]]:_(s32) = G_FPEXT [[UV2]](s16)
|
|
; CHECK: [[FPEXT5:%[0-9]+]]:_(s32) = G_FPEXT [[UV10]](s16)
|
|
; CHECK: ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: $s0 = COPY [[FPEXT4]](s32)
|
|
; CHECK: $s1 = COPY [[FPEXT5]](s32)
|
|
; CHECK: BL &powf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $s0, implicit $s1, implicit-def $s0
|
|
; CHECK: [[COPY4:%[0-9]+]]:_(s32) = COPY $s0
|
|
; CHECK: ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: [[FPTRUNC2:%[0-9]+]]:_(s16) = G_FPTRUNC [[COPY4]](s32)
|
|
; CHECK: [[FPEXT6:%[0-9]+]]:_(s32) = G_FPEXT [[UV3]](s16)
|
|
; CHECK: [[FPEXT7:%[0-9]+]]:_(s32) = G_FPEXT [[UV11]](s16)
|
|
; CHECK: ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: $s0 = COPY [[FPEXT6]](s32)
|
|
; CHECK: $s1 = COPY [[FPEXT7]](s32)
|
|
; CHECK: BL &powf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $s0, implicit $s1, implicit-def $s0
|
|
; CHECK: [[COPY5:%[0-9]+]]:_(s32) = COPY $s0
|
|
; CHECK: ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: [[FPTRUNC3:%[0-9]+]]:_(s16) = G_FPTRUNC [[COPY5]](s32)
|
|
; CHECK: [[FPEXT8:%[0-9]+]]:_(s32) = G_FPEXT [[UV4]](s16)
|
|
; CHECK: [[FPEXT9:%[0-9]+]]:_(s32) = G_FPEXT [[UV12]](s16)
|
|
; CHECK: ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: $s0 = COPY [[FPEXT8]](s32)
|
|
; CHECK: $s1 = COPY [[FPEXT9]](s32)
|
|
; CHECK: BL &powf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $s0, implicit $s1, implicit-def $s0
|
|
; CHECK: [[COPY6:%[0-9]+]]:_(s32) = COPY $s0
|
|
; CHECK: ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: [[FPTRUNC4:%[0-9]+]]:_(s16) = G_FPTRUNC [[COPY6]](s32)
|
|
; CHECK: [[FPEXT10:%[0-9]+]]:_(s32) = G_FPEXT [[UV5]](s16)
|
|
; CHECK: [[FPEXT11:%[0-9]+]]:_(s32) = G_FPEXT [[UV13]](s16)
|
|
; CHECK: ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: $s0 = COPY [[FPEXT10]](s32)
|
|
; CHECK: $s1 = COPY [[FPEXT11]](s32)
|
|
; CHECK: BL &powf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $s0, implicit $s1, implicit-def $s0
|
|
; CHECK: [[COPY7:%[0-9]+]]:_(s32) = COPY $s0
|
|
; CHECK: ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: [[FPTRUNC5:%[0-9]+]]:_(s16) = G_FPTRUNC [[COPY7]](s32)
|
|
; CHECK: [[FPEXT12:%[0-9]+]]:_(s32) = G_FPEXT [[UV6]](s16)
|
|
; CHECK: [[FPEXT13:%[0-9]+]]:_(s32) = G_FPEXT [[UV14]](s16)
|
|
; CHECK: ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: $s0 = COPY [[FPEXT12]](s32)
|
|
; CHECK: $s1 = COPY [[FPEXT13]](s32)
|
|
; CHECK: BL &powf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $s0, implicit $s1, implicit-def $s0
|
|
; CHECK: [[COPY8:%[0-9]+]]:_(s32) = COPY $s0
|
|
; CHECK: ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: [[FPTRUNC6:%[0-9]+]]:_(s16) = G_FPTRUNC [[COPY8]](s32)
|
|
; CHECK: [[FPEXT14:%[0-9]+]]:_(s32) = G_FPEXT [[UV7]](s16)
|
|
; CHECK: [[FPEXT15:%[0-9]+]]:_(s32) = G_FPEXT [[UV15]](s16)
|
|
; CHECK: ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: $s0 = COPY [[FPEXT14]](s32)
|
|
; CHECK: $s1 = COPY [[FPEXT15]](s32)
|
|
; CHECK: BL &powf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $s0, implicit $s1, implicit-def $s0
|
|
; CHECK: [[COPY9:%[0-9]+]]:_(s32) = COPY $s0
|
|
; CHECK: ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: [[FPTRUNC7:%[0-9]+]]:_(s16) = G_FPTRUNC [[COPY9]](s32)
|
|
; CHECK: [[BUILD_VECTOR:%[0-9]+]]:_(<8 x s16>) = G_BUILD_VECTOR [[FPTRUNC]](s16), [[FPTRUNC1]](s16), [[FPTRUNC2]](s16), [[FPTRUNC3]](s16), [[FPTRUNC4]](s16), [[FPTRUNC5]](s16), [[FPTRUNC6]](s16), [[FPTRUNC7]](s16)
|
|
; CHECK: $q0 = COPY [[BUILD_VECTOR]](<8 x s16>)
|
|
; CHECK: RET_ReallyLR implicit $q0
|
|
%0:_(<8 x s16>) = COPY $q0
|
|
%1:_(<8 x s16>) = COPY $q1
|
|
%2:_(<8 x s16>) = G_FPOW %0, %1
|
|
$q0 = COPY %2(<8 x s16>)
|
|
RET_ReallyLR implicit $q0
|
|
|
|
...
|
|
---
|
|
name: test_v2f32.pow
|
|
alignment: 4
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $d0, $d1
|
|
|
|
; CHECK-LABEL: name: test_v2f32.pow
|
|
; CHECK: liveins: $d0, $d1
|
|
; CHECK: [[COPY:%[0-9]+]]:_(<2 x s32>) = COPY $d0
|
|
; CHECK: [[COPY1:%[0-9]+]]:_(<2 x s32>) = COPY $d1
|
|
; CHECK: [[UV:%[0-9]+]]:_(s32), [[UV1:%[0-9]+]]:_(s32) = G_UNMERGE_VALUES [[COPY]](<2 x s32>)
|
|
; CHECK: [[UV2:%[0-9]+]]:_(s32), [[UV3:%[0-9]+]]:_(s32) = G_UNMERGE_VALUES [[COPY1]](<2 x s32>)
|
|
; CHECK: ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: $s0 = COPY [[UV]](s32)
|
|
; CHECK: $s1 = COPY [[UV2]](s32)
|
|
; CHECK: BL &powf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $s0, implicit $s1, implicit-def $s0
|
|
; CHECK: [[COPY2:%[0-9]+]]:_(s32) = COPY $s0
|
|
; CHECK: ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: $s0 = COPY [[UV1]](s32)
|
|
; CHECK: $s1 = COPY [[UV3]](s32)
|
|
; CHECK: BL &powf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $s0, implicit $s1, implicit-def $s0
|
|
; CHECK: [[COPY3:%[0-9]+]]:_(s32) = COPY $s0
|
|
; CHECK: ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: [[BUILD_VECTOR:%[0-9]+]]:_(<2 x s32>) = G_BUILD_VECTOR [[COPY2]](s32), [[COPY3]](s32)
|
|
; CHECK: $d0 = COPY [[BUILD_VECTOR]](<2 x s32>)
|
|
; CHECK: RET_ReallyLR implicit $d0
|
|
%0:_(<2 x s32>) = COPY $d0
|
|
%1:_(<2 x s32>) = COPY $d1
|
|
%2:_(<2 x s32>) = G_FPOW %0, %1
|
|
$d0 = COPY %2(<2 x s32>)
|
|
RET_ReallyLR implicit $d0
|
|
|
|
...
|
|
---
|
|
name: test_v4f32.pow
|
|
alignment: 4
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $q0, $q1
|
|
|
|
; CHECK-LABEL: name: test_v4f32.pow
|
|
; CHECK: liveins: $q0, $q1
|
|
; CHECK: [[COPY:%[0-9]+]]:_(<4 x s32>) = COPY $q0
|
|
; CHECK: [[COPY1:%[0-9]+]]:_(<4 x s32>) = COPY $q1
|
|
; CHECK: [[UV:%[0-9]+]]:_(s32), [[UV1:%[0-9]+]]:_(s32), [[UV2:%[0-9]+]]:_(s32), [[UV3:%[0-9]+]]:_(s32) = G_UNMERGE_VALUES [[COPY]](<4 x s32>)
|
|
; CHECK: [[UV4:%[0-9]+]]:_(s32), [[UV5:%[0-9]+]]:_(s32), [[UV6:%[0-9]+]]:_(s32), [[UV7:%[0-9]+]]:_(s32) = G_UNMERGE_VALUES [[COPY1]](<4 x s32>)
|
|
; CHECK: ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: $s0 = COPY [[UV]](s32)
|
|
; CHECK: $s1 = COPY [[UV4]](s32)
|
|
; CHECK: BL &powf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $s0, implicit $s1, implicit-def $s0
|
|
; CHECK: [[COPY2:%[0-9]+]]:_(s32) = COPY $s0
|
|
; CHECK: ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: $s0 = COPY [[UV1]](s32)
|
|
; CHECK: $s1 = COPY [[UV5]](s32)
|
|
; CHECK: BL &powf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $s0, implicit $s1, implicit-def $s0
|
|
; CHECK: [[COPY3:%[0-9]+]]:_(s32) = COPY $s0
|
|
; CHECK: ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: $s0 = COPY [[UV2]](s32)
|
|
; CHECK: $s1 = COPY [[UV6]](s32)
|
|
; CHECK: BL &powf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $s0, implicit $s1, implicit-def $s0
|
|
; CHECK: [[COPY4:%[0-9]+]]:_(s32) = COPY $s0
|
|
; CHECK: ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: $s0 = COPY [[UV3]](s32)
|
|
; CHECK: $s1 = COPY [[UV7]](s32)
|
|
; CHECK: BL &powf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $s0, implicit $s1, implicit-def $s0
|
|
; CHECK: [[COPY5:%[0-9]+]]:_(s32) = COPY $s0
|
|
; CHECK: ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: [[BUILD_VECTOR:%[0-9]+]]:_(<4 x s32>) = G_BUILD_VECTOR [[COPY2]](s32), [[COPY3]](s32), [[COPY4]](s32), [[COPY5]](s32)
|
|
; CHECK: $q0 = COPY [[BUILD_VECTOR]](<4 x s32>)
|
|
; CHECK: RET_ReallyLR implicit $q0
|
|
%0:_(<4 x s32>) = COPY $q0
|
|
%1:_(<4 x s32>) = COPY $q1
|
|
%2:_(<4 x s32>) = G_FPOW %0, %1
|
|
$q0 = COPY %2(<4 x s32>)
|
|
RET_ReallyLR implicit $q0
|
|
|
|
...
|
|
---
|
|
name: test_v2f64.pow
|
|
alignment: 4
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $q0, $q1
|
|
|
|
; CHECK-LABEL: name: test_v2f64.pow
|
|
; CHECK: liveins: $q0, $q1
|
|
; CHECK: [[COPY:%[0-9]+]]:_(<2 x s64>) = COPY $q0
|
|
; CHECK: [[COPY1:%[0-9]+]]:_(<2 x s64>) = COPY $q1
|
|
; CHECK: [[UV:%[0-9]+]]:_(s64), [[UV1:%[0-9]+]]:_(s64) = G_UNMERGE_VALUES [[COPY]](<2 x s64>)
|
|
; CHECK: [[UV2:%[0-9]+]]:_(s64), [[UV3:%[0-9]+]]:_(s64) = G_UNMERGE_VALUES [[COPY1]](<2 x s64>)
|
|
; CHECK: ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: $d0 = COPY [[UV]](s64)
|
|
; CHECK: $d1 = COPY [[UV2]](s64)
|
|
; CHECK: BL &pow, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $d0, implicit $d1, implicit-def $d0
|
|
; CHECK: [[COPY2:%[0-9]+]]:_(s64) = COPY $d0
|
|
; CHECK: ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: $d0 = COPY [[UV1]](s64)
|
|
; CHECK: $d1 = COPY [[UV3]](s64)
|
|
; CHECK: BL &pow, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $d0, implicit $d1, implicit-def $d0
|
|
; CHECK: [[COPY3:%[0-9]+]]:_(s64) = COPY $d0
|
|
; CHECK: ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
|
|
; CHECK: [[BUILD_VECTOR:%[0-9]+]]:_(<2 x s64>) = G_BUILD_VECTOR [[COPY2]](s64), [[COPY3]](s64)
|
|
; CHECK: $q0 = COPY [[BUILD_VECTOR]](<2 x s64>)
|
|
; CHECK: RET_ReallyLR implicit $q0
|
|
%0:_(<2 x s64>) = COPY $q0
|
|
%1:_(<2 x s64>) = COPY $q1
|
|
%2:_(<2 x s64>) = G_FPOW %0, %1
|
|
$q0 = COPY %2(<2 x s64>)
|
|
RET_ReallyLR implicit $q0
|