| .. |
|
AArch64
|
[AArch64][SVE] Asm: Add AND_ZI instructions and aliases
|
2018-02-06 13:13:21 +00:00 |
|
AMDGPU
|
AMDGPU: Bring processors and features in sync with the spec
|
2018-02-16 21:26:25 +00:00 |
|
ARM
|
[ARM] Don't print "Requires NEON" error message for M-profile
|
2018-02-13 11:46:38 +00:00 |
|
AVR
|
[AVR] Implement some missing code paths
|
2017-12-11 11:01:27 +00:00 |
|
AsmParser
|
Store defined macros in MCContext.
|
2018-02-14 16:34:27 +00:00 |
|
BPF
|
bpf: print backward branch target properly
|
2017-11-16 19:15:36 +00:00 |
|
COFF
|
[CodeView] Add line numbers for inlined call sites
|
2018-01-18 22:55:43 +00:00 |
|
Disassembler
|
[X86][3DNow!] Add PFRCP reg-reg disassembler test case (PR21168)
|
2018-02-17 14:58:16 +00:00 |
|
ELF
|
[DWARFv5] Fix dumper to show the file table starts at index 0.
|
2018-02-08 23:08:02 +00:00 |
|
Hexagon
|
[Hexagon] Express calling conventions via .td file instead of hand-coding
|
2018-02-09 15:30:02 +00:00 |
|
Lanai
|
[lanai] Add more tests for assembly of conditional ALU ops
|
2016-07-11 17:58:16 +00:00 |
|
MachO
|
Fix regex from r324279 more better.
|
2018-02-06 00:43:26 +00:00 |
|
Markup
|
…
|
|
|
Mips
|
Make test changes added in r324584 more robust by using a regex instead of hard coded MCInst numbers.
|
2018-02-09 02:13:15 +00:00 |
|
PowerPC
|
[PowerPC, AsmParser] Enable the mnemonic spell corrector
|
2017-12-16 02:42:18 +00:00 |
|
RISCV
|
[RISCV] Add support for %pcrel_lo.
|
2018-02-06 00:55:23 +00:00 |
|
Sparc
|
[Sparc] invalid adjustments in TLS_LE/TLS_LDO relocations removed
|
2017-07-25 15:28:28 +00:00 |
|
SystemZ
|
[SystemZ, AsmParser] Enable the mnemonic spell corrector.
|
2017-07-18 09:17:00 +00:00 |
|
WebAssembly
|
[WebAssembly] MC: Make explicit our current lack of support for relocations against unnamed temporary symbols.
|
2018-02-16 18:06:05 +00:00 |
|
X86
|
[X86] Change 32 and 64 bit versions of LSL instruction have a 16-bit memory operand.
|
2018-02-15 01:21:53 +00:00 |
dbcbaee7fd