forked from OSchip/llvm-project
378 lines
14 KiB
LLVM
378 lines
14 KiB
LLVM
; RUN: llc -mtriple=amdgcn-amd- -mcpu=gfx803 -verify-machineinstrs < %s | FileCheck --check-prefix=GCN --check-prefix=GFX8 %s
|
|
; RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx803 -verify-machineinstrs < %s | FileCheck --check-prefix=GCN --check-prefix=GFX8 %s
|
|
; RUN: llc -mtriple=amdgcn-amd- -mcpu=gfx900 -verify-machineinstrs < %s | FileCheck --check-prefix=GCN --check-prefix=GFX9 %s
|
|
; RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx900 -verify-machineinstrs < %s | FileCheck --check-prefix=GCN --check-prefix=GFX9 %s
|
|
|
|
declare i32 @llvm.amdgcn.workitem.id.x()
|
|
|
|
; GCN-LABEL: {{^}}system_unordered
|
|
; GCN-NOT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN: flat_load_dword [[RET:v[0-9]+]], v[{{[0-9]+}}:{{[0-9]+}}]{{$}}
|
|
; GCN-NOT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN-NOT: buffer_wbinvl1_vol
|
|
; GCN: flat_store_dword v{{\[[0-9]+:[0-9]+\]}}, [[RET]]
|
|
define amdgpu_kernel void @system_unordered(
|
|
i32 addrspace(4)* %in, i32 addrspace(4)* %out) {
|
|
entry:
|
|
%val = load atomic i32, i32 addrspace(4)* %in unordered, align 4
|
|
store i32 %val, i32 addrspace(4)* %out
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}system_monotonic
|
|
; GCN-NOT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN: flat_load_dword [[RET:v[0-9]+]], v[{{[0-9]+}}:{{[0-9]+}}]{{$}}
|
|
; GCN-NOT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN-NOT: buffer_wbinvl1_vol
|
|
; GCN: flat_store_dword v{{\[[0-9]+:[0-9]+\]}}, [[RET]]
|
|
define amdgpu_kernel void @system_monotonic(
|
|
i32 addrspace(4)* %in, i32 addrspace(4)* %out) {
|
|
entry:
|
|
%val = load atomic i32, i32 addrspace(4)* %in monotonic, align 4
|
|
store i32 %val, i32 addrspace(4)* %out
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}system_acquire
|
|
; GCN-NOT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN: flat_load_dword [[RET:v[0-9]+]], v[{{[0-9]+}}:{{[0-9]+}}] glc{{$}}
|
|
; GCN-NEXT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN-NEXT: buffer_wbinvl1_vol
|
|
; GCN: flat_store_dword v{{\[[0-9]+:[0-9]+\]}}, [[RET]]
|
|
define amdgpu_kernel void @system_acquire(
|
|
i32 addrspace(4)* %in, i32 addrspace(4)* %out) {
|
|
entry:
|
|
%val = load atomic i32, i32 addrspace(4)* %in acquire, align 4
|
|
store i32 %val, i32 addrspace(4)* %out
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}system_seq_cst
|
|
; GCN: s_waitcnt vmcnt(0){{$}}
|
|
; GCN-NEXT: flat_load_dword [[RET:v[0-9]+]], v[{{[0-9]+}}:{{[0-9]+}}] glc{{$}}
|
|
; GCN-NEXT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN-NEXT: buffer_wbinvl1_vol
|
|
; GCN: flat_store_dword v{{\[[0-9]+:[0-9]+\]}}, [[RET]]
|
|
define amdgpu_kernel void @system_seq_cst(
|
|
i32 addrspace(4)* %in, i32 addrspace(4)* %out) {
|
|
entry:
|
|
%val = load atomic i32, i32 addrspace(4)* %in seq_cst, align 4
|
|
store i32 %val, i32 addrspace(4)* %out
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}singlethread_unordered
|
|
; GCN-NOT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN: flat_load_dword [[RET:v[0-9]+]], v[{{[0-9]+}}:{{[0-9]+}}]{{$}}
|
|
; GCN-NOT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN-NOT: buffer_wbinvl1_vol
|
|
; GCN: flat_store_dword v{{\[[0-9]+:[0-9]+\]}}, [[RET]]
|
|
define amdgpu_kernel void @singlethread_unordered(
|
|
i32 addrspace(4)* %in, i32 addrspace(4)* %out) {
|
|
entry:
|
|
%val = load atomic i32, i32 addrspace(4)* %in syncscope("singlethread") unordered, align 4
|
|
store i32 %val, i32 addrspace(4)* %out
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}singlethread_monotonic
|
|
; GCN-NOT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN: flat_load_dword [[RET:v[0-9]+]], v[{{[0-9]+}}:{{[0-9]+}}]{{$}}
|
|
; GCN-NOT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN-NOT: buffer_wbinvl1_vol
|
|
; GCN: flat_store_dword v{{\[[0-9]+:[0-9]+\]}}, [[RET]]
|
|
define amdgpu_kernel void @singlethread_monotonic(
|
|
i32 addrspace(4)* %in, i32 addrspace(4)* %out) {
|
|
entry:
|
|
%val = load atomic i32, i32 addrspace(4)* %in syncscope("singlethread") monotonic, align 4
|
|
store i32 %val, i32 addrspace(4)* %out
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}singlethread_acquire
|
|
; GCN-NOT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN: flat_load_dword [[RET:v[0-9]+]], v[{{[0-9]+}}:{{[0-9]+}}]{{$}}
|
|
; GCN-NOT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN-NOT: buffer_wbinvl1_vol
|
|
; GCN: flat_store_dword v{{\[[0-9]+:[0-9]+\]}}, [[RET]]
|
|
define amdgpu_kernel void @singlethread_acquire(
|
|
i32 addrspace(4)* %in, i32 addrspace(4)* %out) {
|
|
entry:
|
|
%val = load atomic i32, i32 addrspace(4)* %in syncscope("singlethread") acquire, align 4
|
|
store i32 %val, i32 addrspace(4)* %out
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}singlethread_seq_cst
|
|
; GCN-NOT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN: flat_load_dword [[RET:v[0-9]+]], v[{{[0-9]+}}:{{[0-9]+}}]{{$}}
|
|
; GCN-NOT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN-NOT: buffer_wbinvl1_vol
|
|
; GCN: flat_store_dword v{{\[[0-9]+:[0-9]+\]}}, [[RET]]
|
|
define amdgpu_kernel void @singlethread_seq_cst(
|
|
i32 addrspace(4)* %in, i32 addrspace(4)* %out) {
|
|
entry:
|
|
%val = load atomic i32, i32 addrspace(4)* %in syncscope("singlethread") seq_cst, align 4
|
|
store i32 %val, i32 addrspace(4)* %out
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}agent_unordered
|
|
; GCN-NOT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN: flat_load_dword [[RET:v[0-9]+]], v[{{[0-9]+}}:{{[0-9]+}}]{{$}}
|
|
; GCN-NOT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN-NOT: buffer_wbinvl1_vol
|
|
; GCN: flat_store_dword v{{\[[0-9]+:[0-9]+\]}}, [[RET]]
|
|
define amdgpu_kernel void @agent_unordered(
|
|
i32 addrspace(4)* %in, i32 addrspace(4)* %out) {
|
|
entry:
|
|
%val = load atomic i32, i32 addrspace(4)* %in syncscope("agent") unordered, align 4
|
|
store i32 %val, i32 addrspace(4)* %out
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}agent_monotonic
|
|
; GCN-NOT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN: flat_load_dword [[RET:v[0-9]+]], v[{{[0-9]+}}:{{[0-9]+}}]{{$}}
|
|
; GCN-NOT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN-NOT: buffer_wbinvl1_vol
|
|
; GCN: flat_store_dword v{{\[[0-9]+:[0-9]+\]}}, [[RET]]
|
|
define amdgpu_kernel void @agent_monotonic(
|
|
i32 addrspace(4)* %in, i32 addrspace(4)* %out) {
|
|
entry:
|
|
%val = load atomic i32, i32 addrspace(4)* %in syncscope("agent") monotonic, align 4
|
|
store i32 %val, i32 addrspace(4)* %out
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}agent_acquire
|
|
; GCN-NOT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN: flat_load_dword [[RET:v[0-9]+]], v[{{[0-9]+}}:{{[0-9]+}}] glc{{$}}
|
|
; GCN-NEXT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN-NEXT: buffer_wbinvl1_vol
|
|
; GCN: flat_store_dword v{{\[[0-9]+:[0-9]+\]}}, [[RET]]
|
|
define amdgpu_kernel void @agent_acquire(
|
|
i32 addrspace(4)* %in, i32 addrspace(4)* %out) {
|
|
entry:
|
|
%val = load atomic i32, i32 addrspace(4)* %in syncscope("agent") acquire, align 4
|
|
store i32 %val, i32 addrspace(4)* %out
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}agent_seq_cst
|
|
; GCN: s_waitcnt vmcnt(0){{$}}
|
|
; GCN-NEXT: flat_load_dword [[RET:v[0-9]+]], v[{{[0-9]+}}:{{[0-9]+}}] glc{{$}}
|
|
; GCN-NEXT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN-NEXT: buffer_wbinvl1_vol
|
|
; GCN: flat_store_dword v{{\[[0-9]+:[0-9]+\]}}, [[RET]]
|
|
define amdgpu_kernel void @agent_seq_cst(
|
|
i32 addrspace(4)* %in, i32 addrspace(4)* %out) {
|
|
entry:
|
|
%val = load atomic i32, i32 addrspace(4)* %in syncscope("agent") seq_cst, align 4
|
|
store i32 %val, i32 addrspace(4)* %out
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}workgroup_unordered
|
|
; GCN-NOT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN: flat_load_dword [[RET:v[0-9]+]], v[{{[0-9]+}}:{{[0-9]+}}]{{$}}
|
|
; GCN-NOT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN-NOT: buffer_wbinvl1_vol
|
|
; GCN: flat_store_dword v{{\[[0-9]+:[0-9]+\]}}, [[RET]]
|
|
define amdgpu_kernel void @workgroup_unordered(
|
|
i32 addrspace(4)* %in, i32 addrspace(4)* %out) {
|
|
entry:
|
|
%val = load atomic i32, i32 addrspace(4)* %in syncscope("workgroup") unordered, align 4
|
|
store i32 %val, i32 addrspace(4)* %out
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}workgroup_monotonic
|
|
; GCN-NOT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN: flat_load_dword [[RET:v[0-9]+]], v[{{[0-9]+}}:{{[0-9]+}}]{{$}}
|
|
; GCN-NOT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN-NOT: buffer_wbinvl1_vol
|
|
; GCN: flat_store_dword v{{\[[0-9]+:[0-9]+\]}}, [[RET]]
|
|
define amdgpu_kernel void @workgroup_monotonic(
|
|
i32 addrspace(4)* %in, i32 addrspace(4)* %out) {
|
|
entry:
|
|
%val = load atomic i32, i32 addrspace(4)* %in syncscope("workgroup") monotonic, align 4
|
|
store i32 %val, i32 addrspace(4)* %out
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}workgroup_acquire
|
|
; GCN-NOT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN: flat_load_dword [[RET:v[0-9]+]], v[{{[0-9]+}}:{{[0-9]+}}]{{$}}
|
|
; GCN-NOT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN-NOT: buffer_wbinvl1_vol
|
|
; GCN: flat_store_dword v{{\[[0-9]+:[0-9]+\]}}, [[RET]]
|
|
define amdgpu_kernel void @workgroup_acquire(
|
|
i32 addrspace(4)* %in, i32 addrspace(4)* %out) {
|
|
entry:
|
|
%val = load atomic i32, i32 addrspace(4)* %in syncscope("workgroup") acquire, align 4
|
|
store i32 %val, i32 addrspace(4)* %out
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}workgroup_seq_cst
|
|
; GCN-NOT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN: flat_load_dword [[RET:v[0-9]+]], v[{{[0-9]+}}:{{[0-9]+}}]{{$}}
|
|
; GCN-NOT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN-NOT: buffer_wbinvl1_vol
|
|
; GCN: flat_store_dword v{{\[[0-9]+:[0-9]+\]}}, [[RET]]
|
|
define amdgpu_kernel void @workgroup_seq_cst(
|
|
i32 addrspace(4)* %in, i32 addrspace(4)* %out) {
|
|
entry:
|
|
%val = load atomic i32, i32 addrspace(4)* %in syncscope("workgroup") seq_cst, align 4
|
|
store i32 %val, i32 addrspace(4)* %out
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}wavefront_unordered
|
|
; GCN-NOT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN: flat_load_dword [[RET:v[0-9]+]], v[{{[0-9]+}}:{{[0-9]+}}]{{$}}
|
|
; GCN-NOT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN-NOT: buffer_wbinvl1_vol
|
|
; GCN: flat_store_dword v{{\[[0-9]+:[0-9]+\]}}, [[RET]]
|
|
define amdgpu_kernel void @wavefront_unordered(
|
|
i32 addrspace(4)* %in, i32 addrspace(4)* %out) {
|
|
entry:
|
|
%val = load atomic i32, i32 addrspace(4)* %in syncscope("wavefront") unordered, align 4
|
|
store i32 %val, i32 addrspace(4)* %out
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}wavefront_monotonic
|
|
; GCN-NOT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN: flat_load_dword [[RET:v[0-9]+]], v[{{[0-9]+}}:{{[0-9]+}}]{{$}}
|
|
; GCN-NOT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN-NOT: buffer_wbinvl1_vol
|
|
; GCN: flat_store_dword v{{\[[0-9]+:[0-9]+\]}}, [[RET]]
|
|
define amdgpu_kernel void @wavefront_monotonic(
|
|
i32 addrspace(4)* %in, i32 addrspace(4)* %out) {
|
|
entry:
|
|
%val = load atomic i32, i32 addrspace(4)* %in syncscope("wavefront") monotonic, align 4
|
|
store i32 %val, i32 addrspace(4)* %out
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}wavefront_acquire
|
|
; GCN-NOT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN: flat_load_dword [[RET:v[0-9]+]], v[{{[0-9]+}}:{{[0-9]+}}]{{$}}
|
|
; GCN-NOT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN-NOT: buffer_wbinvl1_vol
|
|
; GCN: flat_store_dword v{{\[[0-9]+:[0-9]+\]}}, [[RET]]
|
|
define amdgpu_kernel void @wavefront_acquire(
|
|
i32 addrspace(4)* %in, i32 addrspace(4)* %out) {
|
|
entry:
|
|
%val = load atomic i32, i32 addrspace(4)* %in syncscope("wavefront") acquire, align 4
|
|
store i32 %val, i32 addrspace(4)* %out
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}wavefront_seq_cst
|
|
; GCN-NOT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN: flat_load_dword [[RET:v[0-9]+]], v[{{[0-9]+}}:{{[0-9]+}}]{{$}}
|
|
; GCN-NOT: s_waitcnt vmcnt(0){{$}}
|
|
; GCN-NOT: buffer_wbinvl1_vol
|
|
; GCN: flat_store_dword v{{\[[0-9]+:[0-9]+\]}}, [[RET]]
|
|
define amdgpu_kernel void @wavefront_seq_cst(
|
|
i32 addrspace(4)* %in, i32 addrspace(4)* %out) {
|
|
entry:
|
|
%val = load atomic i32, i32 addrspace(4)* %in syncscope("wavefront") seq_cst, align 4
|
|
store i32 %val, i32 addrspace(4)* %out
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}nontemporal_private_0
|
|
; GCN: buffer_load_dword v{{[0-9]+}}, v{{[0-9]+}}, s[{{[0-9]+}}:{{[0-9]+}}], s{{[0-9]+}} offen glc slc{{$}}
|
|
define amdgpu_kernel void @nontemporal_private_0(
|
|
i32* %in, i32 addrspace(4)* %out) {
|
|
entry:
|
|
%val = load i32, i32* %in, align 4, !nontemporal !0
|
|
store i32 %val, i32 addrspace(4)* %out
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}nontemporal_private_1
|
|
; GCN: buffer_load_dword v{{[0-9]+}}, v{{[0-9]+}}, s[{{[0-9]+}}:{{[0-9]+}}], s{{[0-9]+}} offen glc slc{{$}}
|
|
define amdgpu_kernel void @nontemporal_private_1(
|
|
i32* %in, i32 addrspace(4)* %out) {
|
|
entry:
|
|
%tid = call i32 @llvm.amdgcn.workitem.id.x()
|
|
%val.gep = getelementptr inbounds i32, i32* %in, i32 %tid
|
|
%val = load i32, i32* %val.gep, align 4, !nontemporal !0
|
|
store i32 %val, i32 addrspace(4)* %out
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}nontemporal_global_0
|
|
; GCN: s_load_dword s{{[0-9]+}}, s[{{[0-9]+}}:{{[0-9]+}}], 0x0{{$}}
|
|
define amdgpu_kernel void @nontemporal_global_0(
|
|
i32 addrspace(1)* %in, i32 addrspace(4)* %out) {
|
|
entry:
|
|
%val = load i32, i32 addrspace(1)* %in, align 4, !nontemporal !0
|
|
store i32 %val, i32 addrspace(4)* %out
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}nontemporal_global_1
|
|
; GFX8: flat_load_dword v{{[0-9]+}}, v[{{[0-9]+}}:{{[0-9]+}}] glc slc{{$}}
|
|
; GFX9: global_load_dword v{{[0-9]+}}, v[{{[0-9]+}}:{{[0-9]+}}], off glc slc{{$}}
|
|
define amdgpu_kernel void @nontemporal_global_1(
|
|
i32 addrspace(1)* %in, i32 addrspace(4)* %out) {
|
|
entry:
|
|
%tid = call i32 @llvm.amdgcn.workitem.id.x()
|
|
%val.gep = getelementptr inbounds i32, i32 addrspace(1)* %in, i32 %tid
|
|
%val = load i32, i32 addrspace(1)* %val.gep, align 4, !nontemporal !0
|
|
store i32 %val, i32 addrspace(4)* %out
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}nontemporal_local_0
|
|
; GCN: ds_read_b32 v{{[0-9]+}}, v{{[0-9]+}}{{$}}
|
|
define amdgpu_kernel void @nontemporal_local_0(
|
|
i32 addrspace(3)* %in, i32 addrspace(4)* %out) {
|
|
entry:
|
|
%val = load i32, i32 addrspace(3)* %in, align 4, !nontemporal !0
|
|
store i32 %val, i32 addrspace(4)* %out
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}nontemporal_local_1
|
|
; GCN: ds_read_b32 v{{[0-9]+}}, v{{[0-9]+}}{{$}}
|
|
define amdgpu_kernel void @nontemporal_local_1(
|
|
i32 addrspace(3)* %in, i32 addrspace(4)* %out) {
|
|
entry:
|
|
%tid = call i32 @llvm.amdgcn.workitem.id.x()
|
|
%val.gep = getelementptr inbounds i32, i32 addrspace(3)* %in, i32 %tid
|
|
%val = load i32, i32 addrspace(3)* %val.gep, align 4, !nontemporal !0
|
|
store i32 %val, i32 addrspace(4)* %out
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}nontemporal_flat_0
|
|
; GCN: flat_load_dword v{{[0-9]+}}, v[{{[0-9]+}}:{{[0-9]+}}] glc slc{{$}}
|
|
define amdgpu_kernel void @nontemporal_flat_0(
|
|
i32 addrspace(4)* %in, i32 addrspace(4)* %out) {
|
|
entry:
|
|
%val = load i32, i32 addrspace(4)* %in, align 4, !nontemporal !0
|
|
store i32 %val, i32 addrspace(4)* %out
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}nontemporal_flat_1
|
|
; GCN: flat_load_dword v{{[0-9]+}}, v[{{[0-9]+}}:{{[0-9]+}}] glc slc{{$}}
|
|
define amdgpu_kernel void @nontemporal_flat_1(
|
|
i32 addrspace(4)* %in, i32 addrspace(4)* %out) {
|
|
entry:
|
|
%tid = call i32 @llvm.amdgcn.workitem.id.x()
|
|
%val.gep = getelementptr inbounds i32, i32 addrspace(4)* %in, i32 %tid
|
|
%val = load i32, i32 addrspace(4)* %val.gep, align 4, !nontemporal !0
|
|
store i32 %val, i32 addrspace(4)* %out
|
|
ret void
|
|
}
|
|
|
|
!0 = !{i32 1}
|