Go to file
Bob Wilson 1a20c2aedd Add ARM-specific DAG combining to cast i64 vector element load/stores to f64.
Type legalization splits up i64 values into pairs of i32 values, which leads
to poor quality code when inserting or extracting i64 vector elements.
If the vector element is loaded or stored, it can be treated as an f64 value
and loaded or stored directly from a VPR register.  Use the pre-legalization
DAG combiner to cast those vector elements to f64 types so that the type
legalizer won't mess them up.  Radar 8755338.

llvm-svn: 122319
2010-12-21 06:43:19 +00:00
clang Initialize LangOptions::MSCVersion. Thanks to Csaba Raduly for noting the omission 2010-12-21 06:21:20 +00:00
compiler-rt license change 2010-11-16 22:13:33 +00:00
debuginfo-tests Zap white spaces, test commit email. 2010-11-10 18:11:11 +00:00
libcxx Effort to reduce the number of exported symbols 2010-12-17 14:46:43 +00:00
lldb Set the debugger to asynchronous mode before using the Python API call to kill 2010-12-21 05:43:37 +00:00
llvm Add ARM-specific DAG combining to cast i64 vector element load/stores to f64. 2010-12-21 06:43:19 +00:00