forked from OSchip/llvm-project
30 lines
1.2 KiB
LLVM
30 lines
1.2 KiB
LLVM
; RUN: llc -march=hexagon -disable-hsdr -hexagon-expand-condsets=0 -hexagon-bit=0 < %s | FileCheck %s
|
|
|
|
; CHECK: r{{[0-9]+:[0-9]+}} = #1
|
|
; CHECK: r{{[0-9]+:[0-9]+}} = #0
|
|
; CHECK: p{{[0-9]+}} = cmp.gtu(r{{[0-9]+:[0-9]+}}, r{{[0-9]+:[0-9]+}})
|
|
; CHECK: r{{[0-9]+:[0-9]+}} = sub(r{{[0-9]+:[0-9]+}}, r{{[0-9]+:[0-9]+}})
|
|
; CHECK: r{{[0-9]+:[0-9]+}} = sub(r{{[0-9]+:[0-9]+}}, r{{[0-9]+:[0-9]+}})
|
|
; CHECK: r{{[0-9]+}} = mux(p{{[0-9]+}}, r{{[0-9]+}}, r{{[0-9]+}})
|
|
; CHECK: r{{[0-9]+}} = mux(p{{[0-9]+}}, r{{[0-9]+}}, r{{[0-9]+}})
|
|
; CHECK: r{{[0-9]+:[0-9]+}} = combine(r{{[0-9]+}}, r{{[0-9]+}})
|
|
|
|
define void @check_sube_subc(i64 %AL, i64 %AH, i64 %BL, i64 %BH, i64* %RL, i64* %RH) {
|
|
entry:
|
|
%tmp1 = zext i64 %AL to i128
|
|
%tmp23 = zext i64 %AH to i128
|
|
%tmp4 = shl i128 %tmp23, 64
|
|
%tmp5 = or i128 %tmp4, %tmp1
|
|
%tmp67 = zext i64 %BL to i128
|
|
%tmp89 = zext i64 %BH to i128
|
|
%tmp11 = shl i128 %tmp89, 64
|
|
%tmp12 = or i128 %tmp11, %tmp67
|
|
%tmp15 = sub i128 %tmp5, %tmp12
|
|
%tmp1617 = trunc i128 %tmp15 to i64
|
|
store i64 %tmp1617, i64* %RL
|
|
%tmp21 = lshr i128 %tmp15, 64
|
|
%tmp2122 = trunc i128 %tmp21 to i64
|
|
store i64 %tmp2122, i64* %RH
|
|
ret void
|
|
}
|