forked from OSchip/llvm-project
57 lines
1.7 KiB
LLVM
57 lines
1.7 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -relocation-model=static -verify-machineinstrs -mcpu=pwr9 \
|
|
; RUN: -mtriple=powerpc64le-unknown-linux-gnu \
|
|
; RUN: -ppc-vsr-nums-as-vr -ppc-asm-full-reg-names < %s | FileCheck %s
|
|
|
|
; Function Attrs: nounwind readnone
|
|
define <4 x i32> @test1(i8* %a) {
|
|
; CHECK-LABEL: test1:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: lxvw4x v2, 0, r3
|
|
; CHECK-NEXT: blr
|
|
entry:
|
|
%0 = tail call <4 x i32> @llvm.ppc.vsx.lxvw4x.be(i8* %a)
|
|
ret <4 x i32> %0
|
|
}
|
|
; Function Attrs: nounwind readnone
|
|
declare <4 x i32> @llvm.ppc.vsx.lxvw4x.be(i8*)
|
|
|
|
; Function Attrs: nounwind readnone
|
|
define <2 x double> @test2(i8* %a) {
|
|
; CHECK-LABEL: test2:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: lxvd2x v2, 0, r3
|
|
; CHECK-NEXT: blr
|
|
entry:
|
|
%0 = tail call <2 x double> @llvm.ppc.vsx.lxvd2x.be(i8* %a)
|
|
ret <2 x double> %0
|
|
}
|
|
; Function Attrs: nounwind readnone
|
|
declare <2 x double> @llvm.ppc.vsx.lxvd2x.be(i8*)
|
|
|
|
; Function Attrs: nounwind readnone
|
|
define void @test3(<4 x i32> %a, i8* %b) {
|
|
; CHECK-LABEL: test3:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: stxvw4x v2, 0, r5
|
|
; CHECK-NEXT: blr
|
|
entry:
|
|
tail call void @llvm.ppc.vsx.stxvw4x.be(<4 x i32> %a, i8* %b)
|
|
ret void
|
|
}
|
|
; Function Attrs: nounwind readnone
|
|
declare void @llvm.ppc.vsx.stxvw4x.be(<4 x i32>, i8*)
|
|
|
|
; Function Attrs: nounwind readnone
|
|
define void @test4(<2 x double> %a, i8* %b) {
|
|
; CHECK-LABEL: test4:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: stxvd2x v2, 0, r5
|
|
; CHECK-NEXT: blr
|
|
entry:
|
|
tail call void @llvm.ppc.vsx.stxvd2x.be(<2 x double> %a, i8* %b)
|
|
ret void
|
|
}
|
|
; Function Attrs: nounwind readnone
|
|
declare void @llvm.ppc.vsx.stxvd2x.be(<2 x double>, i8*)
|