..
AArch64
[TargetLowering] Simplify expansion of S{ADD,SUB}O
2019-09-30 07:58:50 +00:00
AMDGPU
[TargetLowering] Simplify expansion of S{ADD,SUB}O
2019-09-30 07:58:50 +00:00
ARC
…
ARM
[TargetLowering] Simplify expansion of S{ADD,SUB}O
2019-09-30 07:58:50 +00:00
AVR
…
BPF
[BPF] Generate array dimension size properly for zero-size elements
2019-09-24 22:38:43 +00:00
Generic
Revert "Reland "r364412 [ExpandMemCmp][MergeICmps] Move passes out of CodeGen into opt pipeline.""
2019-09-10 10:39:09 +00:00
Hexagon
[Hexagon] Bitcast v4i16 to v8i8, unify no-op casts between scalar and HVX
2019-09-23 14:33:27 +00:00
Inputs
…
Lanai
[Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing
2019-09-11 11:16:48 +00:00
MIR
Add a missing space in a MIR parser error message
2019-09-20 14:41:41 +00:00
MSP430
[MSP430] Allow msp430_intrcc functions to not have interrupt attribute.
2019-09-25 18:58:07 +00:00
Mips
Add an operand to memory intrinsics to denote the "tail" marker.
2019-09-28 05:33:21 +00:00
NVPTX
…
PowerPC
[PowerPC] make tests immune to improved undef handling
2019-09-28 13:34:53 +00:00
RISCV
[TargetLowering] Simplify expansion of S{ADD,SUB}O
2019-09-30 07:58:50 +00:00
SPARC
[test] Fix tests when run on windows after SVN r369426. NFC.
2019-08-20 20:58:02 +00:00
SystemZ
[SystemZ] Add SystemZPostRewrite in addPostRegAlloc() instead at -O0.
2019-09-30 07:29:54 +00:00
Thumb
[Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing
2019-09-11 11:16:48 +00:00
Thumb2
[ARM][MVE] Change VCTP operand
2019-09-30 08:03:23 +00:00
WebAssembly
[WebAssembly] v128.andnot
2019-09-27 02:11:40 +00:00
WinCFGuard
…
WinEH
[Windows] Replace TrapUnreachable with an int3 insertion pass
2019-09-09 23:04:25 +00:00
X86
[TargetLowering] Simplify expansion of S{ADD,SUB}O
2019-09-30 07:58:50 +00:00
XCore
…