forked from OSchip/llvm-project
3a7654c15d
Author: milena.vujosevic.janicic Reviewers: sdardis The patch extends size reduction pass for MicroMIPS. It introduces reduction of two instructions into one instruction: Two SW instructions are transformed into one SWP instrucition. Two LW instructions are transformed into one LWP instrucition. Differential Revision: https://reviews.llvm.org/D39115 llvm-svn: 334595 |
||
---|---|---|
.. | ||
micromips-addiur1sp-addiusp.ll | ||
micromips-lbu16-lhu16-sb16-sh16.ll | ||
micromips-lwp-swp.ll | ||
micromips-lwp-swp.mir | ||
micromips-lwsp-swsp.ll | ||
micromips-no-lwp-swp.mir | ||
micromips-xor16.ll |