forked from OSchip/llvm-project
175 lines
6.4 KiB
YAML
175 lines
6.4 KiB
YAML
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
|
|
# RUN: llc -march=amdgcn -mcpu=fiji -run-pass=regbankselect %s -verify-machineinstrs -o - -regbankselect-fast | FileCheck %s
|
|
# RUN: llc -march=amdgcn -mcpu=fiji -run-pass=regbankselect %s -verify-machineinstrs -o - -regbankselect-greedy | FileCheck %s
|
|
|
|
---
|
|
name: insert_vector_elt_v4i32_s_s_s
|
|
legalized: true
|
|
|
|
body: |
|
|
bb.0:
|
|
liveins: $sgpr0_sgpr1_sgpr2_sgpr3, $sgpr4, $sgpr5
|
|
|
|
; CHECK-LABEL: name: insert_vector_elt_v4i32_s_s_s
|
|
; CHECK: [[COPY:%[0-9]+]]:sgpr(<4 x s32>) = COPY $sgpr0_sgpr1_sgpr2_sgpr3
|
|
; CHECK: [[COPY1:%[0-9]+]]:sgpr(s32) = COPY $sgpr4
|
|
; CHECK: [[COPY2:%[0-9]+]]:sgpr(s32) = COPY $sgpr5
|
|
; CHECK: [[IVEC:%[0-9]+]]:sgpr(<4 x s32>) = G_INSERT_VECTOR_ELT [[COPY]], [[COPY1]](s32), [[COPY2]](s32)
|
|
; CHECK: $sgpr0_sgpr1_sgpr2_sgpr3 = COPY [[IVEC]](<4 x s32>)
|
|
%0:_(<4 x s32>) = COPY $sgpr0_sgpr1_sgpr2_sgpr3
|
|
%1:_(s32) = COPY $sgpr4
|
|
%2:_(s32) = COPY $sgpr5
|
|
%3:_(<4 x s32>) = G_INSERT_VECTOR_ELT %0, %1, %2
|
|
$sgpr0_sgpr1_sgpr2_sgpr3 = COPY %3
|
|
...
|
|
|
|
---
|
|
name: insert_vector_elt_v4i32_v_s_s
|
|
legalized: true
|
|
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0_vgpr1_vgpr2_vgpr3, $sgpr0, $sgpr1
|
|
|
|
; CHECK-LABEL: name: insert_vector_elt_v4i32_v_s_s
|
|
; CHECK: [[COPY:%[0-9]+]]:vgpr(<4 x s32>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3
|
|
; CHECK: [[COPY1:%[0-9]+]]:sgpr(s32) = COPY $sgpr0
|
|
; CHECK: [[COPY2:%[0-9]+]]:sgpr(s32) = COPY $sgpr1
|
|
; CHECK: [[IVEC:%[0-9]+]]:vgpr(<4 x s32>) = G_INSERT_VECTOR_ELT [[COPY]], [[COPY1]](s32), [[COPY2]](s32)
|
|
; CHECK: $vgpr0_vgpr1_vgpr2_vgpr3 = COPY [[IVEC]](<4 x s32>)
|
|
%0:_(<4 x s32>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3
|
|
%1:_(s32) = COPY $sgpr0
|
|
%2:_(s32) = COPY $sgpr1
|
|
%3:_(<4 x s32>) = G_INSERT_VECTOR_ELT %0, %1, %2
|
|
$vgpr0_vgpr1_vgpr2_vgpr3 = COPY %3
|
|
...
|
|
|
|
---
|
|
name: insert_vector_elt_v4i32_s_v_s
|
|
legalized: true
|
|
|
|
body: |
|
|
bb.0:
|
|
liveins: $sgpr0_sgpr1_sgpr2_sgpr3, $vgpr0, $sgpr4
|
|
|
|
; CHECK-LABEL: name: insert_vector_elt_v4i32_s_v_s
|
|
; CHECK: [[COPY:%[0-9]+]]:sgpr(<4 x s32>) = COPY $sgpr0_sgpr1_sgpr2_sgpr3
|
|
; CHECK: [[COPY1:%[0-9]+]]:vgpr(s32) = COPY $vgpr0
|
|
; CHECK: [[COPY2:%[0-9]+]]:sgpr(s32) = COPY $sgpr4
|
|
; CHECK: [[COPY3:%[0-9]+]]:vgpr(<4 x s32>) = COPY [[COPY]](<4 x s32>)
|
|
; CHECK: [[IVEC:%[0-9]+]]:vgpr(<4 x s32>) = G_INSERT_VECTOR_ELT [[COPY3]], [[COPY1]](s32), [[COPY2]](s32)
|
|
; CHECK: $vgpr0_vgpr1_vgpr2_vgpr3 = COPY [[IVEC]](<4 x s32>)
|
|
%0:_(<4 x s32>) = COPY $sgpr0_sgpr1_sgpr2_sgpr3
|
|
%1:_(s32) = COPY $vgpr0
|
|
%2:_(s32) = COPY $sgpr4
|
|
%3:_(<4 x s32>) = G_INSERT_VECTOR_ELT %0, %1, %2
|
|
$vgpr0_vgpr1_vgpr2_vgpr3 = COPY %3
|
|
...
|
|
|
|
---
|
|
name: insert_vector_elt_v4i32_s_s_v
|
|
legalized: true
|
|
|
|
body: |
|
|
bb.0:
|
|
liveins: $sgpr0_sgpr1_sgpr2_sgpr3, $sgpr4, $vgpr0
|
|
|
|
; CHECK-LABEL: name: insert_vector_elt_v4i32_s_s_v
|
|
; CHECK: [[COPY:%[0-9]+]]:sgpr(<4 x s32>) = COPY $sgpr0_sgpr1_sgpr2_sgpr3
|
|
; CHECK: [[COPY1:%[0-9]+]]:sgpr(s32) = COPY $sgpr4
|
|
; CHECK: [[COPY2:%[0-9]+]]:vgpr(s32) = COPY $vgpr0
|
|
; CHECK: [[COPY3:%[0-9]+]]:vgpr(<4 x s32>) = COPY [[COPY]](<4 x s32>)
|
|
; CHECK: [[IVEC:%[0-9]+]]:vgpr(<4 x s32>) = G_INSERT_VECTOR_ELT [[COPY3]], [[COPY1]](s32), [[COPY2]](s32)
|
|
; CHECK: $vgpr0_vgpr1_vgpr2_vgpr3 = COPY [[IVEC]](<4 x s32>)
|
|
%0:_(<4 x s32>) = COPY $sgpr0_sgpr1_sgpr2_sgpr3
|
|
%1:_(s32) = COPY $sgpr4
|
|
%2:_(s32) = COPY $vgpr0
|
|
%3:_(<4 x s32>) = G_INSERT_VECTOR_ELT %0, %1, %2
|
|
$vgpr0_vgpr1_vgpr2_vgpr3 = COPY %3
|
|
...
|
|
|
|
---
|
|
name: insert_vector_elt_v4i32_s_v_v
|
|
legalized: true
|
|
|
|
body: |
|
|
bb.0:
|
|
liveins: $sgpr0_sgpr1_sgpr2_sgpr3, $vgpr0, $vgpr1
|
|
|
|
; CHECK-LABEL: name: insert_vector_elt_v4i32_s_v_v
|
|
; CHECK: [[COPY:%[0-9]+]]:sgpr(<4 x s32>) = COPY $sgpr0_sgpr1_sgpr2_sgpr3
|
|
; CHECK: [[COPY1:%[0-9]+]]:vgpr(s32) = COPY $vgpr0
|
|
; CHECK: [[COPY2:%[0-9]+]]:vgpr(s32) = COPY $vgpr1
|
|
; CHECK: [[COPY3:%[0-9]+]]:vgpr(<4 x s32>) = COPY [[COPY]](<4 x s32>)
|
|
; CHECK: [[IVEC:%[0-9]+]]:vgpr(<4 x s32>) = G_INSERT_VECTOR_ELT [[COPY3]], [[COPY1]](s32), [[COPY2]](s32)
|
|
; CHECK: $vgpr0_vgpr1_vgpr2_vgpr3 = COPY [[IVEC]](<4 x s32>)
|
|
%0:_(<4 x s32>) = COPY $sgpr0_sgpr1_sgpr2_sgpr3
|
|
%1:_(s32) = COPY $vgpr0
|
|
%2:_(s32) = COPY $vgpr1
|
|
%3:_(<4 x s32>) = G_INSERT_VECTOR_ELT %0, %1, %2
|
|
$vgpr0_vgpr1_vgpr2_vgpr3 = COPY %3
|
|
...
|
|
|
|
---
|
|
name: insert_vector_elt_var_v4i32_v_s_v
|
|
legalized: true
|
|
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0_vgpr1_vgpr2_vgpr3, $sgpr4, $vgpr0
|
|
|
|
; CHECK-LABEL: name: insert_vector_elt_var_v4i32_v_s_v
|
|
; CHECK: [[COPY:%[0-9]+]]:vgpr(<4 x s32>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3
|
|
; CHECK: [[COPY1:%[0-9]+]]:sgpr(s32) = COPY $sgpr4
|
|
; CHECK: [[COPY2:%[0-9]+]]:vgpr(s32) = COPY $vgpr0
|
|
; CHECK: [[IVEC:%[0-9]+]]:vgpr(<4 x s32>) = G_INSERT_VECTOR_ELT [[COPY]], [[COPY1]](s32), [[COPY2]](s32)
|
|
; CHECK: $vgpr0_vgpr1_vgpr2_vgpr3 = COPY [[IVEC]](<4 x s32>)
|
|
%0:_(<4 x s32>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3
|
|
%1:_(s32) = COPY $sgpr4
|
|
%2:_(s32) = COPY $vgpr0
|
|
%3:_(<4 x s32>) = G_INSERT_VECTOR_ELT %0, %1, %2
|
|
$vgpr0_vgpr1_vgpr2_vgpr3 = COPY %3
|
|
...
|
|
|
|
---
|
|
name: insert_vector_elt_var_v4i32_v_v_s
|
|
legalized: true
|
|
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0_vgpr1_vgpr2_vgpr3, $vgpr4, $sgpr0
|
|
|
|
; CHECK-LABEL: name: insert_vector_elt_var_v4i32_v_v_s
|
|
; CHECK: [[COPY:%[0-9]+]]:vgpr(<4 x s32>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3
|
|
; CHECK: [[COPY1:%[0-9]+]]:vgpr(s32) = COPY $vgpr0
|
|
; CHECK: [[COPY2:%[0-9]+]]:sgpr(s32) = COPY $sgpr0
|
|
; CHECK: [[IVEC:%[0-9]+]]:vgpr(<4 x s32>) = G_INSERT_VECTOR_ELT [[COPY]], [[COPY1]](s32), [[COPY2]](s32)
|
|
; CHECK: $vgpr0_vgpr1_vgpr2_vgpr3 = COPY [[IVEC]](<4 x s32>)
|
|
%0:_(<4 x s32>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3
|
|
%1:_(s32) = COPY $vgpr0
|
|
%2:_(s32) = COPY $sgpr0
|
|
%3:_(<4 x s32>) = G_INSERT_VECTOR_ELT %0, %1, %2
|
|
$vgpr0_vgpr1_vgpr2_vgpr3 = COPY %3
|
|
...
|
|
|
|
---
|
|
name: insert_vector_elt_var_v4i32_v_v_v
|
|
legalized: true
|
|
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0_vgpr1_vgpr2_vgpr3, $vgpr4, $vgpr5
|
|
|
|
; CHECK-LABEL: name: insert_vector_elt_var_v4i32_v_v_v
|
|
; CHECK: [[COPY:%[0-9]+]]:vgpr(<4 x s32>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3
|
|
; CHECK: [[COPY1:%[0-9]+]]:vgpr(s32) = COPY $vgpr4
|
|
; CHECK: [[COPY2:%[0-9]+]]:vgpr(s32) = COPY $vgpr5
|
|
; CHECK: [[IVEC:%[0-9]+]]:vgpr(<4 x s32>) = G_INSERT_VECTOR_ELT [[COPY]], [[COPY1]](s32), [[COPY2]](s32)
|
|
; CHECK: $vgpr0_vgpr1_vgpr2_vgpr3 = COPY [[IVEC]](<4 x s32>)
|
|
%0:_(<4 x s32>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3
|
|
%1:_(s32) = COPY $vgpr4
|
|
%2:_(s32) = COPY $vgpr5
|
|
%3:_(<4 x s32>) = G_INSERT_VECTOR_ELT %0, %1, %2
|
|
$vgpr0_vgpr1_vgpr2_vgpr3 = COPY %3
|
|
...
|