| .. |
|
AsmParser
|
[RISCV] Add MC layer support for proposed Bit Manipulation extension (version 0.92)
|
2020-04-09 18:04:22 +01:00 |
|
Disassembler
|
[RISCV] Add MC layer support for proposed Bit Manipulation extension (version 0.92)
|
2020-04-09 18:04:22 +01:00 |
|
MCTargetDesc
|
[MC] Add UseIntegratedAssembler = false. NFC
|
2020-04-11 10:13:49 -07:00 |
|
TargetInfo
|
CMake: Make most target symbols hidden by default
|
2020-01-14 19:46:52 -08:00 |
|
Utils
|
[RISCV] Support ABI checking with per function target-features
|
2020-01-22 08:12:28 -08:00 |
|
CMakeLists.txt
|
[RISCV GlobalISel] Adding initial GlobalISel infrastructure
|
2019-08-20 22:53:24 +00:00 |
|
LLVMBuild.txt
|
[RISCV GlobalISel] Adding initial GlobalISel infrastructure
|
2019-08-20 22:53:24 +00:00 |
|
RISCV.h
|
[RISCV GlobalISel] Adding initial GlobalISel infrastructure
|
2019-08-20 22:53:24 +00:00 |
|
RISCV.td
|
[RISCV] Add MC layer support for proposed Bit Manipulation extension (version 0.92)
|
2020-04-09 18:04:22 +01:00 |
|
RISCVAsmPrinter.cpp
|
[RISCV] ELF attribute section for RISC-V.
|
2020-03-31 16:16:19 +08:00 |
|
RISCVCallLowering.cpp
|
[RISCV GlobalISel] Adding initial GlobalISel infrastructure
|
2019-08-20 22:53:24 +00:00 |
|
RISCVCallLowering.h
|
[RISCV GlobalISel] Adding initial GlobalISel infrastructure
|
2019-08-20 22:53:24 +00:00 |
|
RISCVCallingConv.td
|
[RISCV] Rename FPRs and use Register arithmetic
|
2019-09-27 15:49:10 +00:00 |
|
RISCVExpandPseudoInsts.cpp
|
[RISCV] Use addi rather than add x0
|
2019-11-14 18:43:38 +00:00 |
|
RISCVFrameLowering.cpp
|
CodeGen: Use Register in TargetFrameLowering
|
2020-04-07 17:07:44 -04:00 |
|
RISCVFrameLowering.h
|
CodeGen: Use Register in TargetFrameLowering
|
2020-04-07 17:07:44 -04:00 |
|
RISCVISelDAGToDAG.cpp
|
[RISCV] Split RISCVISelDAGToDAG.cpp to RISCVISelDAGToDAG.h and RISCVISelDAGToDAG.cpp
|
2020-04-01 11:30:21 +08:00 |
|
RISCVISelDAGToDAG.h
|
[RISCV] Split RISCVISelDAGToDAG.cpp to RISCVISelDAGToDAG.h and RISCVISelDAGToDAG.cpp
|
2020-04-01 11:30:21 +08:00 |
|
RISCVISelLowering.cpp
|
CodeGen: Use Register in TargetLowering
|
2020-04-08 12:10:58 -04:00 |
|
RISCVISelLowering.h
|
CodeGen: Use Register in TargetLowering
|
2020-04-08 12:10:58 -04:00 |
|
RISCVInstrFormats.td
|
[RISCV] Scheduler description for the Rocket core
|
2020-01-23 19:36:47 -06:00 |
|
RISCVInstrFormatsC.td
|
…
|
|
|
RISCVInstrInfo.cpp
|
[NFC] unsigned->Register in storeRegTo/loadRegFromStack
|
2020-02-03 14:22:16 +01:00 |
|
RISCVInstrInfo.h
|
[NFC] unsigned->Register in storeRegTo/loadRegFromStack
|
2020-02-03 14:22:16 +01:00 |
|
RISCVInstrInfo.td
|
[RISCV] Add MC layer support for proposed Bit Manipulation extension (version 0.92)
|
2020-04-09 18:04:22 +01:00 |
|
RISCVInstrInfoA.td
|
[RISCV] Scheduler description for the Rocket core
|
2020-01-23 19:36:47 -06:00 |
|
RISCVInstrInfoB.td
|
[RISCV] Add MC layer support for proposed Bit Manipulation extension (version 0.92)
|
2020-04-09 18:04:22 +01:00 |
|
RISCVInstrInfoC.td
|
[RISCV] Scheduler description for the Rocket core
|
2020-01-23 19:36:47 -06:00 |
|
RISCVInstrInfoD.td
|
[RISCV] Select +0.0 immediate using fmv.{w,d}.x / fcvt.d.w
|
2020-03-20 09:42:24 +00:00 |
|
RISCVInstrInfoF.td
|
[RISCV] Select +0.0 immediate using fmv.{w,d}.x / fcvt.d.w
|
2020-03-20 09:42:24 +00:00 |
|
RISCVInstrInfoM.td
|
[RISCV] Scheduler description for the Rocket core
|
2020-01-23 19:36:47 -06:00 |
|
RISCVInstructionSelector.cpp
|
[RISCV GlobalISel] Adding initial GlobalISel infrastructure
|
2019-08-20 22:53:24 +00:00 |
|
RISCVLegalizerInfo.cpp
|
[RISCV GlobalISel] Adding initial GlobalISel infrastructure
|
2019-08-20 22:53:24 +00:00 |
|
RISCVLegalizerInfo.h
|
[RISCV GlobalISel] Adding initial GlobalISel infrastructure
|
2019-08-20 22:53:24 +00:00 |
|
RISCVMCInstLower.cpp
|
…
|
|
|
RISCVMachineFunctionInfo.h
|
[RISCV] Add support for save/restore of callee-saved registers via libcalls
|
2020-02-11 21:23:03 +00:00 |
|
RISCVMergeBaseOffset.cpp
|
[RISCV] Convert registers from unsigned to Register
|
2019-08-16 14:27:50 +00:00 |
|
RISCVRegisterBankInfo.cpp
|
Revert "[TableGen][GlobalISel] Account for HwMode in RegisterBank register sizes"
|
2020-03-20 11:02:50 +01:00 |
|
RISCVRegisterBankInfo.h
|
Revert "[TableGen][GlobalISel] Account for HwMode in RegisterBank register sizes"
|
2020-03-20 11:02:50 +01:00 |
|
RISCVRegisterBanks.td
|
[RISCV GlobalISel] Adding initial GlobalISel infrastructure
|
2019-08-20 22:53:24 +00:00 |
|
RISCVRegisterInfo.cpp
|
CodeGen: More conversions to use Register
|
2020-04-07 18:54:36 -04:00 |
|
RISCVRegisterInfo.h
|
CodeGen: More conversions to use Register
|
2020-04-07 18:54:36 -04:00 |
|
RISCVRegisterInfo.td
|
[RISCV] Rename FPRs and use Register arithmetic
|
2019-09-27 15:49:10 +00:00 |
|
RISCVSchedRocket32.td
|
[RISCV] Add new SchedRead SchedWrite
|
2020-03-10 00:12:27 +08:00 |
|
RISCVSchedRocket64.td
|
[RISCV] Add new SchedRead SchedWrite
|
2020-03-10 00:12:27 +08:00 |
|
RISCVSchedule.td
|
[RISCV] Add new SchedRead SchedWrite
|
2020-03-10 00:12:27 +08:00 |
|
RISCVSubtarget.cpp
|
Revert "[TableGen][GlobalISel] Account for HwMode in RegisterBank register sizes"
|
2020-03-20 11:02:50 +01:00 |
|
RISCVSubtarget.h
|
[RISCV] Add MC layer support for proposed Bit Manipulation extension (version 0.92)
|
2020-04-09 18:04:22 +01:00 |
|
RISCVSystemOperands.td
|
…
|
|
|
RISCVTargetMachine.cpp
|
[RISCV] Check the target-abi module flag matches the option
|
2020-01-21 07:32:12 -08:00 |
|
RISCVTargetMachine.h
|
[RISCV] Add subtargets initialized with target feature
|
2019-12-17 09:34:01 -08:00 |
|
RISCVTargetObjectFile.cpp
|
[X86] Reland D71360 Clean up UseInitArray initialization for X86ELFTargetObjectFile
|
2020-03-20 21:57:34 -07:00 |
|
RISCVTargetObjectFile.h
|
…
|
|
|
RISCVTargetTransformInfo.cpp
|
Rename TTI::getIntImmCost for instructions and intrinsics
|
2019-12-11 18:00:20 -08:00 |
|
RISCVTargetTransformInfo.h
|
Rename TTI::getIntImmCost for instructions and intrinsics
|
2019-12-11 18:00:20 -08:00 |
d2e5157c1f