llvm-project/llvm/test/CodeGen
Matt Arsenault 42a9f6c554 GlobalISel: Handle arbitrary FewerElementsVector for G_IMPLICIT_DEF 2020-08-03 09:14:08 -04:00
..
AArch64 GlobalISel: Handle arbitrary FewerElementsVector for G_IMPLICIT_DEF 2020-08-03 09:14:08 -04:00
AMDGPU GlobalISel: Handle arbitrary FewerElementsVector for G_IMPLICIT_DEF 2020-08-03 09:14:08 -04:00
ARC
ARM [MachineCopyPropagation] BackwardPropagatableCopy: add check for hasOverlappingMultipleDef 2020-07-29 16:21:01 +01:00
AVR [AVR] Rewrite the function calling convention. 2020-06-23 21:36:18 +12:00
BPF [llvm-readobj] Update tests because of changes in llvm-readobj behavior 2020-07-20 10:39:04 +01:00
Generic [llc] (almost) remove `--print-machineinstrs` 2020-07-20 10:43:28 -07:00
Hexagon Align store conditional address 2020-07-30 10:42:00 -05:00
Inputs
Lanai
MIR AMDGPU: Serialize MFI spill fields 2020-07-28 20:01:57 -04:00
MSP430 [MSP430] Declare comparison LibCalls as returning i16 instead of i32 2020-06-30 11:04:22 +03:00
Mips [llvm-readobj] Update tests because of changes in llvm-readobj behavior 2020-07-20 10:39:04 +01:00
NVPTX [NVPTX] Fix for NVPTX module asm regression 2020-06-24 11:17:09 -07:00
PowerPC [PPC] Adjust run line for hardware-loops-crash.ll 2020-08-01 20:58:05 +01:00
RISCV [llvm-readobj] Update tests because of changes in llvm-readobj behavior 2020-07-20 10:39:04 +01:00
SPARC [llvm-readobj] Update tests because of changes in llvm-readobj behavior 2020-07-20 10:39:04 +01:00
SystemZ [SystemZ] Ensure -mno-vx disables any use of vector features 2020-07-23 15:34:59 +02:00
Thumb
Thumb2 [ARM] Fix IT block generation after Thumb2SizeReduce with -Oz 2020-08-03 13:20:32 +01:00
VE [VE] Change calling convention to follow ABI 2020-08-01 10:08:54 +09:00
WebAssembly [WebAssembly] Fixed 64-bit indices in br_table 2020-07-30 10:52:16 -07:00
WinCFGuard
WinEH
X86 [X86][SSE] Start shuffle combining from ANY_EXTEND_VECTOR_INREG on SSE targets 2020-08-03 13:41:48 +01:00
XCore