llvm-project/llvm/test
Bardia Mahjour 0a2626d0cd [DDG] Data Dependence Graph - Graph Simplification
Summary:
This is the last functional patch affecting the representation of DDG.
Here we try to simplify the DDG to reduce the number of nodes and edges by
iteratively merging pairs of nodes that satisfy the following conditions,
until no such pair can be identified. A pair of nodes consisting of a and b
can be merged if:

    1. the only edge from a is a def-use edge to b and
    2. the only edge to b is a def-use edge from a and
    3. there is no cyclic edge from b to a and
    4. all instructions in a and b belong to the same basic block and
    5. both a and b are simple (single or multi instruction) nodes.

These criteria allow us to fold many uninteresting def-use edges that
commonly exist in the graph while avoiding the risk of introducing
dependencies that didn't exist before.

Authored By: bmahjour

Reviewer: Meinersbur, fhahn, myhsu, xtian, dmgreen, kbarton, jdoerfert

Reviewed By: Meinersbur

Subscribers: ychen, arphaman, simoll, a.elovikov, mgorny, hiraditya, jfb, wuzish, llvm-commits, jsji, Whitney, etiotto, ppc-slack

Tags: #llvm

Differential Revision: https://reviews.llvm.org/D72350
2020-02-19 13:41:51 -05:00
..
Analysis [DDG] Data Dependence Graph - Graph Simplification 2020-02-19 13:41:51 -05:00
Assembler [Assembler] Emit summary index flags 2020-02-18 17:49:54 +03:00
Bindings
Bitcode
BugPoint
CodeGen Revert "[PatternMatch] Match XOR variant of unsigned-add overflow check." 2020-02-19 19:37:08 +01:00
DebugInfo Reland "[DebugInfo] Enable the debug entry values feature by default" 2020-02-19 11:12:26 +01:00
Demangle
Examples
ExecutionEngine
Feature
FileCheck
Instrumentation [Local] Do not move around dbg.declares during replaceDbgDeclare 2020-02-13 14:35:02 -08:00
Integer
JitListener
LTO
Linker
MC [AArch64][ASMParser] Refuse equal source/destination for LDRAA/LDRAB 2020-02-19 14:15:17 +00:00
MachineVerifier
Object
ObjectYAML
Other [LoopRotate] Get and update MSSA only if available in legacy pass manager. 2020-02-14 10:47:26 -08:00
Reduce
SafepointIRVerifier
Support
SymbolRewriter
TableGen [TableGen] Diagnose undefined fields when generating searchable tables 2020-02-19 14:03:48 +00:00
ThinLTO/X86
Transforms Revert "[PatternMatch] Match XOR variant of unsigned-add overflow check." 2020-02-19 19:37:08 +01:00
Unit
Verifier
YAMLParser
tools [yaml2obj] - Change the order of implicitly created sections. 2020-02-19 15:09:19 +03:00
.clang-format
CMakeLists.txt
TestRunner.sh
lit.cfg.py
lit.site.cfg.py.in