forked from OSchip/llvm-project
51 lines
1.6 KiB
LLVM
51 lines
1.6 KiB
LLVM
; RUN: llc -march=amdgcn -verify-machineinstrs < %s | FileCheck -check-prefix=SI %s
|
|
; RUN: llc -march=amdgcn -mcpu=tonga -verify-machineinstrs < %s | FileCheck -check-prefix=SI %s
|
|
|
|
; SI-LABEL: {{^}}i1_copy_from_loop:
|
|
;
|
|
; Cannot use an SGPR mask to copy %cc out of the loop, since the mask would
|
|
; only contain the lanes that were active during the last loop iteration.
|
|
;
|
|
; SI: ; %for.body
|
|
; SI: v_cmp_gt_u32_e64 [[SREG:s\[[0-9]+:[0-9]+\]]], 4,
|
|
; SI: v_cndmask_b32_e64 [[VREG:v[0-9]+]], 0, -1, [[SREG]]
|
|
; SI-NEXT: s_cbranch_vccnz [[ENDIF:BB[0-9_]+]]
|
|
; SI: [[ENDIF]]:
|
|
; SI-NOT: [[VREG]]
|
|
; SI: ; %for.end
|
|
; SI: v_cmp_ne_u32_e32 vcc, 0, [[VREG]]
|
|
define amdgpu_ps void @i1_copy_from_loop(<4 x i32> inreg %rsrc, i32 %tid) {
|
|
entry:
|
|
br label %for.body
|
|
|
|
for.body:
|
|
%i = phi i32 [0, %entry], [%i.inc, %end.loop]
|
|
%cc = icmp ult i32 %i, 4
|
|
br i1 %cc, label %mid.loop, label %for.end
|
|
|
|
mid.loop:
|
|
%v = call float @llvm.amdgcn.buffer.load.f32(<4 x i32> %rsrc, i32 %tid, i32 %i, i1 false, i1 false)
|
|
%cc2 = fcmp oge float %v, 0.0
|
|
br i1 %cc2, label %end.loop, label %for.end
|
|
|
|
end.loop:
|
|
%i.inc = add i32 %i, 1
|
|
br label %for.body
|
|
|
|
for.end:
|
|
br i1 %cc, label %if, label %end
|
|
|
|
if:
|
|
call void @llvm.amdgcn.exp.f32(i32 0, i32 15, float undef, float undef, float undef, float undef, i1 true, i1 true)
|
|
br label %end
|
|
|
|
end:
|
|
ret void
|
|
}
|
|
|
|
declare float @llvm.amdgcn.buffer.load.f32(<4 x i32>, i32, i32, i1, i1) #0
|
|
declare void @llvm.amdgcn.exp.f32(i32, i32, float, float, float, float, i1, i1) #1
|
|
|
|
attributes #0 = { nounwind readonly }
|
|
attributes #1 = { nounwind inaccessiblememonly }
|