forked from OSchip/llvm-project
39 lines
1.7 KiB
ArmAsm
39 lines
1.7 KiB
ArmAsm
// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sve < %s \
|
|
// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
|
|
// RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
|
|
// RUN: | FileCheck %s --check-prefix=CHECK-ERROR
|
|
// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sve < %s \
|
|
// RUN: | llvm-objdump -d -mattr=+sve - | FileCheck %s --check-prefix=CHECK-INST
|
|
// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sve < %s \
|
|
// RUN: | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
|
|
|
|
ld3b { z0.b, z1.b, z2.b }, p0/z, [x0, x0]
|
|
// CHECK-INST: ld3b { z0.b, z1.b, z2.b }, p0/z, [x0, x0]
|
|
// CHECK-ENCODING: [0x00,0xc0,0x40,0xa4]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: 00 c0 40 a4 <unknown>
|
|
|
|
ld3b { z5.b, z6.b, z7.b }, p3/z, [x17, x16]
|
|
// CHECK-INST: ld3b { z5.b, z6.b, z7.b }, p3/z, [x17, x16]
|
|
// CHECK-ENCODING: [0x25,0xce,0x50,0xa4]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: 25 ce 50 a4 <unknown>
|
|
|
|
ld3b { z0.b, z1.b, z2.b }, p0/z, [x0]
|
|
// CHECK-INST: ld3b { z0.b, z1.b, z2.b }, p0/z, [x0]
|
|
// CHECK-ENCODING: [0x00,0xe0,0x40,0xa4]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: 00 e0 40 a4 <unknown>
|
|
|
|
ld3b { z23.b, z24.b, z25.b }, p3/z, [x13, #-24, mul vl]
|
|
// CHECK-INST: ld3b { z23.b, z24.b, z25.b }, p3/z, [x13, #-24, mul vl]
|
|
// CHECK-ENCODING: [0xb7,0xed,0x48,0xa4]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: b7 ed 48 a4 <unknown>
|
|
|
|
ld3b { z21.b, z22.b, z23.b }, p5/z, [x10, #15, mul vl]
|
|
// CHECK-INST: ld3b { z21.b, z22.b, z23.b }, p5/z, [x10, #15, mul vl]
|
|
// CHECK-ENCODING: [0x55,0xf5,0x45,0xa4]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: 55 f5 45 a4 <unknown>
|