.. |
AArch64
|
[AArch64][SVE] Asm: Support for structured ST2, ST3 and ST4 (scalar+scalar) store instructions.
|
2018-05-17 09:05:41 +00:00 |
AMDGPU
|
AMDGPU: Fix v_dot{4, 8}* instruction encoding
|
2018-05-15 19:32:47 +00:00 |
ARM
|
[MC] Relax .fill size requirements
|
2018-05-18 17:45:48 +00:00 |
AVR
|
[AVR] Implement some missing code paths
|
2017-12-11 11:01:27 +00:00 |
AsmParser
|
[MC] Relax .fill size requirements
|
2018-05-18 17:45:48 +00:00 |
BPF
|
bpf: New disassembler testcases for 32-bit subregister support
|
2018-02-23 23:49:35 +00:00 |
COFF
|
[DebugInfo] Add DILabel metadata and intrinsic llvm.dbg.label.
|
2018-05-09 02:40:45 +00:00 |
Disassembler
|
[mips] Add microMIPSR6 ll/sc instructions.
|
2018-05-20 17:21:00 +00:00 |
ELF
|
MC: Introduce an ELF dwo object writer and teach llvm-mc about it.
|
2018-05-21 19:44:54 +00:00 |
Hexagon
|
[Hexagon] Use addAliasForDirective for data directives
|
2018-05-17 13:21:18 +00:00 |
Lanai
|
…
|
|
MachO
|
[DebugInfo] Add DILabel metadata and intrinsic llvm.dbg.label.
|
2018-05-09 02:40:45 +00:00 |
Mips
|
[mips] Add microMIPSR6 ll/sc instructions.
|
2018-05-20 17:21:00 +00:00 |
PowerPC
|
[PowerPC] Code cleanup. Remove instructions that were withdrawn from Power 9.
|
2018-02-23 15:55:16 +00:00 |
RISCV
|
[RISCV] Add WasForced parameter to MCAsmBackend::fixupNeedsRelaxationAdvanced
|
2018-05-18 06:42:21 +00:00 |
Sparc
|
[Sparc] invalid adjustments in TLS_LE/TLS_LDO relocations removed
|
2017-07-25 15:28:28 +00:00 |
SystemZ
|
[SystemZ, AsmParser] Enable the mnemonic spell corrector.
|
2017-07-18 09:17:00 +00:00 |
WebAssembly
|
[WebAssembly] MC: Ensure that FUNCTION_OFFSET relocations are always against function symbols.
|
2018-05-16 20:09:05 +00:00 |
X86
|
[x86] Introduce the enclv instruction
|
2018-05-08 07:11:05 +00:00 |