maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/mlir
History
Mehdi Amini 008b9d97cb Make the implicit nesting behavior of the PassManager user-controllable and default to false 
This is an error prone behavior, I frequently have ~20 min debugging sessions when I hit
an unexpected implicit nesting. This default makes the C++ API safer for users.

Depends On D90669

Reviewed By: rriddle

Differential Revision: https://reviews.llvm.org/D90671
 		2020-11-03 11:17:44 +00:00
..
cmake/modules [MLIR] Add support for defining Types in tblgen 2020-10-14 00:32:18 +00:00
docs NFC: Wrap lines in Python.md. 2020-11-01 19:24:06 -08:00
examples Make the implicit nesting behavior of the PassManager user-controllable and default to false 2020-11-03 11:17:44 +00:00
include Make the implicit nesting behavior of the PassManager user-controllable and default to false 2020-11-03 11:17:44 +00:00
integration_test [mlir][vector] Improve vector distribute integration test and fix block distribution 2020-10-29 14:54:53 -07:00
lib Make the implicit nesting behavior of the PassManager user-controllable and default to false 2020-11-03 11:17:44 +00:00
test Make the implicit nesting behavior of the PassManager user-controllable and default to false 2020-11-03 11:17:44 +00:00
tools [mlir][Bufferize] Rename TestBufferPlacement to TestFinalizingBufferize 2020-11-02 12:42:32 -08:00
unittests Make the implicit nesting behavior of the PassManager user-controllable and default to false 2020-11-03 11:17:44 +00:00
utils [mlir] Fix TypeID lookup in GDB pretty printers. 2020-10-27 07:12:32 +01:00
.clang-format
…
.clang-tidy Fix MLIR clang-tidy: when tweaking it does not inherit from the parent 2020-03-07 17:44:21 +00:00
CMakeLists.txt [MLIR][mlir-spirv-cpu-runner] A SPIR-V cpu runner prototype 2020-10-26 09:09:29 -04:00
LICENSE.TXT Add the Apache2 with LLVM exceptions license to MLIR 2019-12-24 00:58:06 -08:00
README.md mlir README.md: Fix the syntax 2019-12-24 13:31:07 +01:00

README.md

Multi-Level Intermediate Representation

See https://mlir.llvm.org/ for more information.