maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/MC/Mips/mips64r6
History
Daniel Sanders 00463119a5 [mips][mips64r6] cl[oz], and dcl[oz] are re-encoded in MIPS32r6/MIPS64r6 
Summary:
There is no change to the restrictions, just the result register is stored
once in the encoding rather than twice. The rt field is zero in
MIPS32r6/MIPS64r6.

Depends on D4119

Reviewers: zoran.jovanovic, jkolek, vmedic

Reviewed By: vmedic

Differential Revision: http://reviews.llvm.org/D4120

llvm-svn: 211019
 		2014-06-16 13:18:59 +00:00
..
invalid-mips1-wrong-error.s [mips][mips64r6] bc2[ft] are not available on MIPS32r6/MIPS64r6 2014-06-12 14:54:13 +00:00
invalid-mips1.s [mips][mips64r6] b(ge|lt)zal are not available on MIPS32r6/MIPS64r6 and bal is a normal instruction 2014-06-13 13:02:52 +00:00
invalid-mips2.s [mips][mips64r6] b(ge|lt)zal are not available on MIPS32r6/MIPS64r6 and bal is a normal instruction 2014-06-13 13:02:52 +00:00
invalid-mips3-wrong-error.s [mips][mips64r6] [ls][dw][lr] are not available in MIPS32r6/MIPS64r6 2014-05-23 13:18:02 +00:00
invalid-mips3.s [mips][mips64r6] b(ge|lt)zal are not available on MIPS32r6/MIPS64r6 and bal is a normal instruction 2014-06-13 13:02:52 +00:00
invalid-mips4-wrong-error.s [mips][mips64r6] prefx is not available on MIPS32r6/MIPS64r6 2014-06-12 13:51:27 +00:00
invalid-mips4.s [mips][mips64r6] b(ge|lt)zal are not available on MIPS32r6/MIPS64r6 and bal is a normal instruction 2014-06-13 13:02:52 +00:00
invalid-mips5-wrong-error.s [mips][mips64r6] bc1any[24] are not available on MIPS32r6/MIPS64r6 2014-06-13 13:08:38 +00:00
invalid-mips5.s [mips][mips64r6] b(ge|lt)zal are not available on MIPS32r6/MIPS64r6 and bal is a normal instruction 2014-06-13 13:02:52 +00:00
invalid-mips32-wrong-error.s [mips][mips64r6] bc2[ft] are not available on MIPS32r6/MIPS64r6 2014-06-12 14:54:13 +00:00
invalid-mips64.s [mips][mips64r6] b(ge|lt)zal are not available on MIPS32r6/MIPS64r6 and bal is a normal instruction 2014-06-13 13:02:52 +00:00
invalid.s [mips][mips64r6] [ls][wd]c2 were re-encoded with 11-bit signed immediates rather than 16-bit in MIPS32r6/MIPS64r6 2014-06-16 10:00:45 +00:00
relocations.s [mips][mips64r6] Relocation R_MIPS_PC18_S3 2014-06-13 14:26:47 +00:00
valid-xfail.s [mips][mips64r6] Add b[on]vc 2014-05-22 11:23:21 +00:00
valid.s [mips][mips64r6] cl[oz], and dcl[oz] are re-encoded in MIPS32r6/MIPS64r6 2014-06-16 13:18:59 +00:00