maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
230,884 Commits 23 Branches 0 Tags 2.2 GiB
Commit Graph

11 Commits

Author SHA1 Message Date
Elena Demikhovsky 24aba1ca38 The test files are auto-generated by update_llc_test_checks.py utility. 
No functional changes.

llvm-svn: 268498
 2016-05-04 14:31:18 +00:00
Elena Demikhovsky 4aed59fc89 AVX-512: Enabled SSE intrinsics on AVX-512. 
Predicate UseAVX depricates pattern selection on AVX-512.
This predicate is necessary for DAG selection to select EVEX form.
But mapping SSE intrinsics to AVX-512 instructions is not ready yet.
So I replaced UseAVX with HasAVX for intrinsics patterns.

llvm-svn: 237903
 2015-05-21 14:01:32 +00:00
Sanjay Patel c03d93baa0 [X86] add an exedepfix entry for movq == movlps == movlpd 
This is a 1-line patch (with a TODO for AVX because that will affect
even more regression tests) that lets us substitute the appropriate
64-bit store for the float/double/int domains.

It's not clear to me exactly what the difference is between the 0xD6 (MOVPQI2QImr) and 
0x7E (MOVSDto64mr) opcodes, but this is apparently the right choice.

Differential Revision: http://reviews.llvm.org/D8691

llvm-svn: 235014
 2015-04-15 15:47:51 +00:00
Craig Topper b324e43aed [X86] Remove AVX2 and SSE2 pslldq and psrldq intrinsics. We can represent them in IR with vector shuffles now. All their uses have been removed from clang in favor of shuffles. 
llvm-svn: 229640
 2015-02-18 06:24:44 +00:00
Craig Topper 4e0700f365 [X86] Remove int_x86_sse2_psll_dq_bs and int_x86_sse2_psrl_dq_bs intrinsics. The builtins aren't used by clang. 
llvm-svn: 229069
 2015-02-13 06:07:24 +00:00
Chandler Carruth c491f72e7a [x86] Remove some windows line endings that snuck into the tests here. 
Folks on Windows, remember to set up your subversion to strip these when
submitting...

llvm-svn: 225593
 2015-01-11 01:36:20 +00:00
Simon Pilgrim a798e9ffdf [X86][SSE] pslldq/psrldq shuffle mask decodes 
Patch to provide shuffle decodes and asm comments for the sse pslldq/psrldq SSE2/AVX2 byte shift instructions.

Differential Revision: http://reviews.llvm.org/D5598

llvm-svn: 219738
 2014-10-14 22:31:34 +00:00
Chandler Carruth e5724d7532 [x86] Add intrinsics for the pshufd, pshuflw, and pshufhw instructions. 
llvm-svn: 211694
 2014-06-25 13:12:54 +00:00
Cameron McInally c592e5251c Add an intrinsic for the SSE2 PAUSE instruction. 
llvm-svn: 195697
 2013-11-26 00:20:43 +00:00
Cameron McInally d1cd0be6f3 Fix assembly operands for the SSE2 cvtsd2ss instruction. 
llvm-svn: 195129
 2013-11-19 14:36:00 +00:00
Craig Topper 5b7c2b4f0d Add tests for SSE intrinsics in non-avx mode by copying from the AVX test cases. Some of these may have been tested by other tests, but most weren't. Patch by Cameron McInally. 
llvm-svn: 193309
 2013-10-24 06:45:13 +00:00