Vincent Lejeune
9a248e5c2d
R600: Move code handling literal folding into R600ISelLowering.
...
llvm-svn: 190644
2013-09-12 23:44:53 +00:00
Vincent Lejeune
7e2c83256b
R600: Non vector only instruction can be scheduled on trans unit
...
llvm-svn: 189980
2013-09-04 19:53:46 +00:00
Tom Stellard
16da74c205
R600: Enable folding of inline literals into REQ_SEQUENCE instructions
...
Tested-by: Aaron Watry <awatry@gmail.com>
llvm-svn: 188517
2013-08-16 01:11:55 +00:00
Tom Stellard
ca69a53bae
Revert "R600: Non vector only instruction can be scheduled on trans unit"
...
This reverts commit 98ce62780ea7185ba710868bf83c8077e8d7f6d6.
llvm-svn: 187526
2013-07-31 20:43:27 +00:00
Vincent Lejeune
df18804e26
R600: Non vector only instruction can be scheduled on trans unit
...
llvm-svn: 187514
2013-07-31 19:31:56 +00:00
Tom Stellard
c54731aa9d
DAGCombiner: Pass the correct type to TargetLowering::isF(Abs|Neg)Free
...
This commit also implements these functions for R600 and removes a test
case that was relying on the buggy behavior.
llvm-svn: 187007
2013-07-23 23:55:03 +00:00
Tom Stellard
1e80309ebe
R600: Use KCache for kernel arguments
...
Reviewed-by: Vincent Lejeune <vljn at ovi.com>
llvm-svn: 186918
2013-07-23 01:48:18 +00:00
Vincent Lejeune
ddd43383ef
R600: Signed literals are 64bits wide
...
llvm-svn: 180960
2013-05-02 21:53:03 +00:00
Vincent Lejeune
f97af796a9
R600: Prettier asmPrint of Alu
...
llvm-svn: 180956
2013-05-02 21:52:30 +00:00
Benjamin Kramer
01b75cc0f2
Test case hygiene.
...
llvm-svn: 176772
2013-03-09 18:25:40 +00:00
Tom Stellard
2e5e7a5bef
R600: Emit function name in the AsmPrinter
...
Emitting the function name allows us to check for it in the FileCheck
tests so we can make sure FileCheck is checking the output of the
correct function.
llvm-svn: 174392
2013-02-05 17:09:11 +00:00
Tom Stellard
75aadc2813
Add R600 backend
...
A new backend supporting AMD GPUs: Radeon HD2XXX - HD7XXX
llvm-svn: 169915
2012-12-11 21:25:42 +00:00