f1706edf5d
lit: Allow XFAIL: lines to also refer to "features".
...
llvm-svn: 166224
2012-10-18 20:43:04 +00:00
fbd38fe2e3
Add an enum for the return and function indexes into the AttrListPtr object. This gets rid of some magic numbers.
...
llvm-svn: 165924
2012-10-15 07:29:08 +00:00
d079a446d7
Attributes Rewrite
...
Convert the internal representation of the Attributes class into a pointer to an
opaque object that's uniqued by and stored in the LLVMContext object. The
Attributes class then becomes a thin wrapper around this opaque
object. Eventually, the internal representation will be expanded to include
attributes that represent code generation options, etc.
llvm-svn: 165917
2012-10-15 04:46:55 +00:00
2f480a8a50
[ms-inline asm] Use the new API introduced in r165830 in lieu of the
...
MapAndConstraints vector. Also remove the unused Kind argument.
llvm-svn: 165833
2012-10-12 22:53:36 +00:00
2448969d7f
Change (!list.size() == 0) to (!list.empty()). No functional change.
...
llvm-svn: 165812
2012-10-12 17:57:35 +00:00
506a1c5a58
Remove unnecessary classof()'s
...
isa<> et al. automatically infer when the cast is an upcast (including a
self-cast), so these are no longer necessary.
llvm-svn: 165767
2012-10-11 23:30:49 +00:00
2b189a5b40
Remove extra semicolons.
...
llvm-svn: 165757
2012-10-11 22:25:56 +00:00
bd7d243107
tblgen: Compile TableGen without RTTI.
...
TableGen no longer needs RTTI!
llvm-svn: 165651
2012-10-10 20:27:18 +00:00
c0a9e39d0a
tblgen: Move mini Type hierarchy to LLVM-style RTTI.
...
llvm-svn: 165648
2012-10-10 20:24:49 +00:00
88eb8dd4ed
tblgen: Use semantically correct RTTI functions.
...
Also, some minor cleanup.
llvm-svn: 165647
2012-10-10 20:24:47 +00:00
fb509ed156
tblgen: Mechanically move dynamic_cast<> to dyn_cast<>.
...
Some of these dyn_cast<>'s would be better phrased as isa<> or cast<>.
That will happen in a future patch.
There are also two dyn_cast_or_null<>'s slipped in instead of
dyn_cast<>'s, since they were causing crashes with just dyn_cast<>.
llvm-svn: 165646
2012-10-10 20:24:43 +00:00
ed42e799dc
Pass into the AttributeWithIndex::get method an ArrayRef of attribute
...
enums. These are then created via the correct Attributes creation method.
llvm-svn: 165607
2012-10-10 06:13:42 +00:00
d0b9c44583
TableGen subtarget emitter cleanup.
...
Consistently evaluate Aliases and Sequences recursively.
llvm-svn: 165604
2012-10-10 05:43:13 +00:00
8e9c1d8998
misched: Generate IsBuffered flag for machine resources.
...
llvm-svn: 165602
2012-10-10 05:43:04 +00:00
9cfc13d46c
Move TargetData to DataLayout.
...
llvm-svn: 165403
2012-10-08 16:39:34 +00:00
8f06e7dea4
[ms-inline asm] Add a few typedefs to simplify future changes.
...
llvm-svn: 165324
2012-10-05 18:41:14 +00:00
98c61711c6
tblgen: Replace uses of dynamic_cast<XXXRecTy> with dyn_cast<>.
...
This is a mechanical change of dynamic_cast<> to dyn_cast<>. A number of
these uses are actually more like isa<> or cast<>, and will be changed
to the semanticaly appropriate one in a future patch.
llvm-svn: 165291
2012-10-05 03:31:58 +00:00
9e1deb69b9
Added instregex support to TableGen subtarget emitter.
...
This allows the processor-specific machine model to override selected
base opcodes without any fanciness.
e.g. InstRW<[CoreXWriteVANDP], (instregex "VANDP")>.
llvm-svn: 165180
2012-10-03 23:06:32 +00:00
da984b1aa9
TableGen subtarget emitter, nearly first class support for SchedAlias.
...
A processor can now arbitrarily alias one SchedWrite onto
another. Only the SchedAlias definition need be within the processor
model. The aliased SchedWrite may be a SchedVariant, WriteSequence, or
transitively refer to another alias.
llvm-svn: 165179
2012-10-03 23:06:28 +00:00
7aba6beae5
Cleanup TableGen subtarget emitter.
...
llvm-svn: 165178
2012-10-03 23:06:25 +00:00
bd5974e7ae
[ms-inline asm] Default to the 'm' constraint. This matches the behavior of the
...
MSVC compiler.
llvm-svn: 165174
2012-10-03 22:18:38 +00:00
a3bf561384
tblgen: Migrate llvm-tblgen to new TableGenMain API.
...
llvm-svn: 165166
2012-10-03 21:29:19 +00:00
380a74a339
Fix 80-column violations. Cleanup whitespace in generated code.
...
llvm-svn: 164983
2012-10-02 00:25:57 +00:00
f4e35dc672
[ms-inline asm] Add the convertToMapAndConstraints() function that is used to
...
map constraints and MCInst operands to inline asm operands. This replaces the
getMCInstOperandNum() function.
The logic to determine the constraints are not in place, so we still default to
a register constraint (i.e., "r"). Also, we no longer build the MCInst but
rather return just the opcode to get the MCInstrDesc.
llvm-svn: 164979
2012-10-01 23:45:51 +00:00
91ce36c986
Revert 'Fix a typo 'iff' => 'if''. iff is an abreviation of if and only if. See: http://en.wikipedia.org/wiki/If_and_only_if Commit 164767
...
llvm-svn: 164768
2012-09-27 10:14:43 +00:00
721cffd53a
Fix a typo 'iff' => 'if'
...
llvm-svn: 164767
2012-09-27 09:59:43 +00:00
c4734c8950
Rather then have a wrapper function, have tblgen instantiate the implementation.
...
Also remove an unused argument.
llvm-svn: 164567
2012-09-24 22:57:55 +00:00
3cb355d11f
Rather then have a wrapper function, have tblgen instantiate the implementation.
...
llvm-svn: 164548
2012-09-24 19:32:29 +00:00
9257b8f8bb
Machine Model (-schedmodel only). Added SchedAliases.
...
Allow subtargets to tie SchedReadWrite types to processor specific
sequences or variants.
llvm-svn: 164451
2012-09-22 02:24:21 +00:00
17ede627f0
[ms-inline asm] Expose the mnemonicIsValid() function in the AsmParser.
...
llvm-svn: 164420
2012-09-21 22:21:26 +00:00
2ac9fd0a82
Whitespace.
...
llvm-svn: 164406
2012-09-21 19:25:59 +00:00
6e9fcd6215
Clarify comment.
...
llvm-svn: 164371
2012-09-21 15:26:34 +00:00
75e29c4b78
Add in new data types that are used by AMDIL/ANL among others.
...
llvm-svn: 164261
2012-09-19 22:47:07 +00:00
dee6583dfd
Soften the pattern-can-never-match error in TableGen into a warning. This pattern can be very useful in cases where you want to define a multiclass that covers both commutative and non-commutative operators (say, add and sub).
...
llvm-svn: 164256
2012-09-19 22:15:06 +00:00
3f23c1a8b9
Remove code for setting the VEX L-bit as a function of operand size from the code emitters and the disassembler table builder. Fix a couple instructions that were still missing VEX_L.
...
llvm-svn: 164204
2012-09-19 06:37:45 +00:00
cfe222c2a9
SchedMachineModel: compress the CPU's WriteLatencyTable.
...
llvm-svn: 164199
2012-09-19 04:43:19 +00:00
835139bfe4
Iterate deterministicaly over ClassInfo*'s
...
Fixes an observed instance of nondeterministic TableGen output.
Review by Jakob.
llvm-svn: 164191
2012-09-19 01:47:03 +00:00
c8f5657f91
Iterate deterministically over register classes
...
Fixes an observed instance of nondeterministic TableGen output.
Review by Jakob.
llvm-svn: 164190
2012-09-19 01:47:01 +00:00
a4e2c5fc86
Refactor Record* by-ID comparator to Record.h
...
This is a generally useful utility; there's no reason to have it hidden
in CodeGenDAGPatterns.cpp.
Also, rename it to fit the other comparators in Record.h
Review by Jakob.
llvm-svn: 164189
2012-09-19 01:47:00 +00:00
ef878a832b
FileCheck: Fix off-by-one bug that made CHECK-NOT: ignore the next character after the colon.
...
llvm-svn: 164165
2012-09-18 20:51:39 +00:00
7ecfa6d960
Make custom operand parsing mnemonic indices use the same mnemonic table as the match table. Reorder fields in OperandMatchEntry to provide the least amount of padding for in tree targets.
...
llvm-svn: 164109
2012-09-18 07:02:21 +00:00
e2cfeb30a1
Use variable type for index into mnemonic table. Shrinks size of index field on in tree targets. Saving static data space.
...
llvm-svn: 164108
2012-09-18 06:10:45 +00:00
ba7b921fcb
Replaced ReInitMCSubtargetInfo with InitMCProcessor.
...
Now where we used to call ReInitMCSubtargetInfo, we actually recompute
the same information as InitMCSubtargetInfo instead of only setting
the feature bits.
llvm-svn: 164105
2012-09-18 05:33:15 +00:00
ea28dbdf93
comment typo
...
llvm-svn: 164097
2012-09-18 04:03:30 +00:00
a88f1bddc6
TableGen subtarget emitter. Use getSchedClassIdx.
...
llvm-svn: 164096
2012-09-18 03:55:55 +00:00
c6c88151bb
TableGen subtarget emitter. Generate resolveSchedClass generated hook for resolving instruction variants.
...
llvm-svn: 164095
2012-09-18 03:41:43 +00:00
1188e439b2
TableGen subtarget emitter. Remove unnecessary header dependence.
...
llvm-svn: 164094
2012-09-18 03:32:57 +00:00
ab722bdd50
TableGen subtarget emitter. Initialize MCSubtargetInfo with the new machine model.
...
llvm-svn: 164092
2012-09-18 03:18:56 +00:00
9150610db7
Mark asm matcher conversion table as const.
...
llvm-svn: 164088
2012-09-18 01:41:49 +00:00
aae8fb801e
Fix typo in comment. No functional change.
...
llvm-svn: 164086
2012-09-18 01:13:36 +00:00
Daniel Dunbar