maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
174,025 Commits 23 Branches 0 Tags 2.2 GiB
Commit Graph

13 Commits

Author SHA1 Message Date
Aditya Nandakumar 73f3d33dbb Check hint registers for interference only once before evictions 
llvm-svn: 196536
 2013-12-05 21:18:40 +00:00
Benjamin Kramer 079b96e6f7 Revert "Give internal classes hidden visibility." 
It works with clang, but GCC has different rules so we can't make all of those
hidden. This reverts commit r190534.

llvm-svn: 190536
 2013-09-11 18:05:11 +00:00
Benjamin Kramer 6a44af3629 Give internal classes hidden visibility. 
Worth 100k on a linux/x86_64 Release+Asserts clang.

llvm-svn: 190534
 2013-09-11 17:42:27 +00:00
Jakob Stoklund Olesen 3dd236cdd8 Limit the search space in RAGreedy::tryEvict(). 
When tryEvict() is looking for a cheaper register in the allocation
order, skip the tail of too expensive registers when possible.

llvm-svn: 172281
 2013-01-12 00:57:44 +00:00
Jakob Stoklund Olesen 3cb2cb800f Speed up the AllocationOrder class a bit. 
Allow the central functions to be inlined, and use the argumentless
isHint() function when possible.

llvm-svn: 169319
 2012-12-04 22:25:16 +00:00
Chandler Carruth 802d755533 Sort includes for all of the .h files under the 'lib' tree. These were 
missed in the first pass because the script didn't yet handle include
guards.

Note that the script is now able to handle all of these headers without
manual edits. =]

llvm-svn: 169224
 2012-12-04 07:12:27 +00:00
Jakob Stoklund Olesen c784a1f906 Use the new getRegAllocationHints() hook from AllocationOrder. 
This simplifies the hinting code quite a bit while making the targets
easier to write at the same time.

llvm-svn: 169173
 2012-12-03 22:51:04 +00:00
Jakob Stoklund Olesen bdb55e0c59 Use MCPhysReg for RegisterClassInfo allocation orders. 
This saves a bit of memory.

llvm-svn: 168852
 2012-11-29 03:34:17 +00:00
Jakob Stoklund Olesen 5b9deabae8 Fix old doxygen comment. 
llvm-svn: 148825
 2012-01-24 18:09:18 +00:00
Jakob Stoklund Olesen 0cde8eb9e2 Get allocation orders from RegisterClassInfo when possible. 
Only target-dependent hints require callbacks. The RCI allocation order
has CSR aliases last according to their order of appearance in the
getCalleeSavedRegs list. This can depend on the calling convention.

This way, AllocationOrder::next doesn't have to check for reserved
registers, and CSRs are always allocated last, even with weird calling
conventions.

llvm-svn: 132690
 2011-06-06 21:02:04 +00:00
Jakob Stoklund Olesen b8bf3c0f8b Switch AllocationOrder to using RegisterClassInfo instead of a BitVector 
of reserved registers.

Use RegisterClassInfo in RABasic as well. This slightly changes som
allocation orders because RegisterClassInfo puts CSR aliases last.

llvm-svn: 132581
 2011-06-03 20:34:53 +00:00
Jakob Stoklund Olesen 9918b33451 Try harder to get the hint by preferring to evict hint interference. 
llvm-svn: 126463
 2011-02-25 01:04:22 +00:00
Jakob Stoklund Olesen 0c67e01e5f Add an AllocationOrder class that can iterate over the allocatable physical 
registers for a given virtual register.

Reserved registers are filtered from the allocation order, and any valid hint is
returned as the first suggestion.

For target dependent hints, a number of arcane target hooks are invoked.

llvm-svn: 121497
 2010-12-10 18:36:02 +00:00