maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
158,328 Commits 23 Branches 0 Tags 2.2 GiB
Commit Graph

7 Commits

Author SHA1 Message Date
Richard Sandiford 8e92c389e4 [SystemZ] Add FI[EDX]BRA 
These are extensions of the existing FI[EDX]BR instructions, but use a spare
bit to suppress inexact conditions.

llvm-svn: 188894
 2013-08-21 08:58:08 +00:00
Richard Sandiford 6cf80b3ec0 [SystemZ] Add RISBLG and RISBHG instruction definitions 
The next patch will make use of RISBLG for codegen.

llvm-svn: 187490
 2013-07-31 11:17:35 +00:00
Richard Sandiford f2404164ba [SystemZ] Add LOCR and LOCGR 
llvm-svn: 187113
 2013-07-25 09:11:15 +00:00
Richard Sandiford 09a8cf3604 [SystemZ] Add LOC and LOCG 
As with the stores, these instructions can trap when the condition is false,
so they are only used for things like (cond ? x : *ptr).

llvm-svn: 187112
 2013-07-25 09:04:52 +00:00
Richard Sandiford a68e6f5660 [SystemZ] Add STOC and STOCG 
These instructions are allowed to trap even if the condition is false,
so for now they are only used for "*ptr = (cond ? x : *ptr)"-style
constructs.

llvm-svn: 187111
 2013-07-25 08:57:02 +00:00
Richard Sandiford 7d6a453623 [SystemZ] Add AHIK and AGHIK 
I did these as a separate patch because it uses a slightly different
form of RIE layout.

llvm-svn: 186687
 2013-07-19 16:32:12 +00:00
Richard Sandiford 27d1cfe3d4 [SystemZ] Start adding z196 and zEC12 support 
This first step just adds definitions for SLLK, SRLK and SRAK.
The next patch will actually make use of them during codegen.

insn-bad.s tests that some form of error is reported when using these
instructions on z10.  More work is needed to get the "instruction requires:
distinct-ops" that we'd ideally like, so I've stubbed that part out for now.
I'll come back and make it mandatory once the necessary changes are in.

llvm-svn: 186680
 2013-07-19 16:09:03 +00:00