maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
6,180 Commits 23 Branches 0 Tags 2.2 GiB
Commit Graph

6180 Commits

Author SHA1 Message Date
Chris Lattner 9ed31bc497 Fix bug: CBackend/2003-05-31-MissingStructName.ll 
llvm-svn: 6495
 2003-05-31 23:30:52 +00:00
Chris Lattner 3b7974d40c New testcase 
llvm-svn: 6494
 2003-05-31 23:27:10 +00:00
Chris Lattner 2b1329611b Fix bug: FunctionResolve/2003-05-31-AllInternalDecls.ll 
llvm-svn: 6486
 2003-05-31 21:57:06 +00:00
Chris Lattner 306f8b4934 Add support for: -o - 
llvm-svn: 6485
 2003-05-31 21:47:16 +00:00
Chris Lattner a71b979201 New testcase 
llvm-svn: 6484
 2003-05-31 21:33:08 +00:00
Chris Lattner bb25391608 New testcase for behavior we depend on. 
llvm-svn: 6483
 2003-05-31 21:14:45 +00:00
Chris Lattner 080436820e Fix bug: FuncResolve/2003-05-31-InternalDecl.ll 
Count resolutions correctly.

llvm-svn: 6482
 2003-05-31 21:08:45 +00:00
Chris Lattner 2111527574 New testcase 
llvm-svn: 6481
 2003-05-31 21:04:39 +00:00
Chris Lattner 709c1d469b Simplify funcresolve a bit more 
llvm-svn: 6480
 2003-05-31 20:44:46 +00:00
Chris Lattner 5ef98de61c Fix bug: FunctionResolve/2003-05-31-FuncPointerResolve.ll 
llvm-svn: 6479
 2003-05-31 20:33:31 +00:00
Chris Lattner 9c6e99cae6 Add another testcase 
llvm-svn: 6478
 2003-05-31 20:33:09 +00:00
Chris Lattner 1fcfd4eb61 New testcase 
llvm-svn: 6477
 2003-05-31 20:21:13 +00:00
Tanya Lattner e2d74c1c81 Fixed comment width, changed arg to be const, fixed indentation, removed unnecessary includes. 
llvm-svn: 6476
 2003-05-31 20:01:37 +00:00
Chris Lattner d9460e12f5 * Correct title 
* Give credit to John for making the page

llvm-svn: 6475
 2003-05-31 19:55:19 +00:00
John Criswell 384f6ba403 *** empty log message *** 
llvm-svn: 6474
 2003-05-31 16:46:21 +00:00
Vikram S. Adve ef56a0fb6a Made a single common InvalidRegNum = -1. 
llvm-svn: 6473
 2003-05-31 07:44:07 +00:00
Vikram S. Adve 12067b6598 Renamed a variable. 
llvm-svn: 6472
 2003-05-31 07:43:41 +00:00
Vikram S. Adve 1a06ec6655 Support for annul/pred and other future flags on op codes. 
Support for recording the physical register for implcit references.

llvm-svn: 6471
 2003-05-31 07:43:01 +00:00
Vikram S. Adve 24ce4d8eb8 Minor changes. 
llvm-svn: 6470
 2003-05-31 07:41:54 +00:00
Vikram S. Adve ad83684c77 Added MachineCodeForInstruction object as an argument to 
TmpInstruction constructors because every TmpInstruction object has
to be registered with a MachineCodeForInstruction to prevent leaks.
This simplifies the user's code.

llvm-svn: 6469
 2003-05-31 07:41:24 +00:00
Vikram S. Adve c468882155 Allow explicit physical registers for implicit operands. 
llvm-svn: 6468
 2003-05-31 07:39:06 +00:00
Vikram S. Adve 465f9b6738 Changes to allow explicit physical register arguments that have been 
preallocated.  While reg-to-reg dependences were already handled, this
change required new code for adding edges to/from call instructions.
This was part of the extensive changes to the way code generation occurs
for function call arguments and return values.
See log for CodeGen/PhyRegAlloc.cpp.

llvm-svn: 6467
 2003-05-31 07:37:05 +00:00
Vikram S. Adve ba6f8e274a Several bug fixes: globals in call operands were not being pulled out; 
globals in some other places may not have been pulled out either;
globals in phi operands were being put just before the phi instead of
in the predecessor basic blocks.

llvm-svn: 6466
 2003-05-31 07:34:57 +00:00
Vikram S. Adve a83804a29a Extensive changes to the way code generation occurs for function 
call arguments and return values:
Now all copy operations before and after a call are generated during
selection instead of during register allocation.
The values are copied to virtual registers (or to the stack), but
in the former case these operands are marked with the correct physical
registers according to the calling convention.
Although this complicates scheduling and does not work well with
live range analysis, it simplifies the machine-dependent part of
register allocation.

llvm-svn: 6465
 2003-05-31 07:32:01 +00:00
Vikram S. Adve 96b801ab56 Reverting previous beautification changes. 
llvm-svn: 6464
 2003-05-31 07:27:17 +00:00
Misha Brukman d2b29c8a9e Fixed rewriting of branches -- they now work forward and backward. 
llvm-svn: 6463
 2003-05-31 06:26:48 +00:00
Misha Brukman bf69b7fe69 Removed useless code -- the byte order of output code is correct as is. 
llvm-svn: 6462
 2003-05-31 06:26:06 +00:00
Misha Brukman 23937091f0 The 'rd' register is consistently mentioned last in instruction definitions. 
Created new classes from which instructions inherit their ordering of fields.

llvm-svn: 6461
 2003-05-31 06:25:19 +00:00
Misha Brukman c4f029f8ba * Put back into action SLL/SRL/SRA{r,i}6 instructions 
* Fixed page numbers referring to the Sparc manual

llvm-svn: 6460
 2003-05-31 06:24:29 +00:00
Misha Brukman 8d5316769f Code beautification, no functional changes. 
llvm-svn: 6459
 2003-05-31 06:22:37 +00:00
Vikram S. Adve a48e258ab6 3 more bugs from the SPEC codes and from richards_benchmark.c 
llvm-svn: 6458
 2003-05-31 04:45:56 +00:00
Misha Brukman 0b3a70c25b Enabling some of these passes causes lli to break 
llvm-svn: 6457
 2003-05-31 04:23:04 +00:00
Misha Brukman 87cbd97710 The actual order of parameters in a 2-reg-immediate assembly instructions is 
"rs1, imm, rd": most importantly, rd goes last.

llvm-svn: 6456
 2003-05-31 04:22:26 +00:00
Chris Lattner 1656f61b93 New testcase 
llvm-svn: 6454
 2003-05-30 21:03:00 +00:00
Misha Brukman d137d6ba65 Since malloc is no longer used, no need to free() memory. 
Fixed BasicBlock patching by supplying correct type for the displacement.

llvm-svn: 6453
 2003-05-30 20:39:37 +00:00
Misha Brukman 736e6172dc When converting virtual registers to immediate constants, change the opcode. 
llvm-svn: 6452
 2003-05-30 20:36:27 +00:00
Misha Brukman 94908b010e Added saveBBreferences() for BasicBlock resolution. 
llvm-svn: 6451
 2003-05-30 20:32:45 +00:00
Misha Brukman 027b3d899f getValueOp() now takes a MachineInstr as well as a MachineOperand. 
llvm-svn: 6450
 2003-05-30 20:32:01 +00:00
Misha Brukman 5bf351c880 Added: 
* ability to save BasicBlock references to be resolved later
* register remappings from the enum values to the real hardware numbers

llvm-svn: 6449
 2003-05-30 20:17:33 +00:00
Misha Brukman 0757de607a Fixed the namespace to match SparcInternals.h; added notes on some missing 
sections of instructions.

llvm-svn: 6448
 2003-05-30 20:15:59 +00:00
Misha Brukman 8747377292 The register types need to be visible outside of the class to be useful. 
For one, converting register numbers based on class in the code emitter.

llvm-svn: 6447
 2003-05-30 20:12:42 +00:00
Misha Brukman a853af587a Moved and expanded convertOpcodeFromRegToImm() to conver more opcodes. 
Code beautification for the rest of the code: changed layout to match the rest
of the code base.

llvm-svn: 6446
 2003-05-30 20:11:56 +00:00
Misha Brukman c1830a472a Make LLI behave just like LLC with regard to the compile passes it uses. 
llvm-svn: 6444
 2003-05-30 20:00:13 +00:00
Chris Lattner fdb2f4b7cd Add SRoA pass to gccas 
llvm-svn: 6442
 2003-05-30 19:24:06 +00:00
Chris Lattner 49fac80010 Move indvars pass after mem2reg pass where it is more likely to be useful 
llvm-svn: 6441
 2003-05-30 19:23:10 +00:00
Chris Lattner 0078d9c5bb Okay totally give up on trying to optimize aggregates that cannot be completely 
broken up into their elements.  Too many programs break because of this.

llvm-svn: 6440
 2003-05-30 19:22:14 +00:00
Misha Brukman 39dfa6a920 Made the register and immediate versions of instructions consecutive. 
llvm-svn: 6439
 2003-05-30 19:14:01 +00:00
Chris Lattner d847be0539 add a check that allows the SRoA pass to avoid breaking programs, even if their 
behavior is technically undefined

llvm-svn: 6438
 2003-05-30 18:09:57 +00:00
Misha Brukman f6e4dce74c Because the format of the shift instructions is `shift r, shcnt, r', the 
instructions of format 3.12 and 3.13 cannot inherit from F3rdrs1, because that
implies that the two registers are the first two parameters to the instruction.

Thus I made the instructions inherit from F3rd again, and manually added an rs1
field AFTER the shcnt field in the instruction, which maps to the appropriate
place in the instruction.

The other changes are just elimination of unnecessary spaces.

llvm-svn: 6437
 2003-05-30 18:06:10 +00:00
Tanya Lattner e996d0a3cd Sorry, correcting small typo. 
llvm-svn: 6433
 2003-05-30 15:53:50 +00:00