maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
156,217 Commits 23 Branches 0 Tags 2.2 GiB
Commit Graph

24 Commits

Author SHA1 Message Date
Daniel Dunbar 9efbedfd35 [tests] Cleanup initialization of test suffixes. 
- Instead of setting the suffixes in a bunch of places, just set one master
   list in the top-level config. We now only modify the suffix list in a few
   suites that have one particular unique suffix (.ml, .mc, .yaml, .td, .py).

 - Aside from removing the need for a bunch of lit.local.cfg files, this enables
   4 tests that were inadvertently being skipped (one in
   Transforms/BranchFolding, a .s file each in DebugInfo/AArch64 and
   CodeGen/PowerPC, and one in CodeGen/SI which is now failing and has been
   XFAILED).

 - This commit also fixes a bunch of config files to use config.root instead of
   older copy-pasted code.

llvm-svn: 188513
 2013-08-16 00:37:11 +00:00
Akira Hatanaka 8bce21c154 [mips] Fix FP conditional move instructions to have explicit FP condition code 
register operands.

llvm-svn: 187242
 2013-07-26 20:51:20 +00:00
Akira Hatanaka 1fb1b8b811 [mips] Fix FP branch instructions to have explicit FP condition code register 
operands.

llvm-svn: 187238
 2013-07-26 20:13:47 +00:00
Akira Hatanaka 53900e5124 [mips] Print instructions "beq", "bne" and "or" using assembler pseudo 
instructions "beqz", "bnez" and "move", when possible.

beq $2, $zero, $L1 => beqz $2, $L1
bne $2, $zero, $L1 => bnez $2, $L1
or  $2, $3, $zero  => move $2, $3

llvm-svn: 187229
 2013-07-26 18:34:25 +00:00
Akira Hatanaka 263c6af8f3 [mips] Increase the number of floating point control registers available to 32. 
Create a dedicated register class for floating point condition code registers and
move FCC0 from register class CCR to the new register class.

llvm-svn: 185373
 2013-07-01 20:31:44 +00:00
Chad Rosier 253777fdc3 [Mips Disassembler] Have the DecodeCCRRegisterClass function use the getReg 
function to lookup the proper tablegen'ed register enumeration.  Previously,
it was using the encoded value directly.

llvm-svn: 185026
 2013-06-26 22:23:32 +00:00
Akira Hatanaka 59bfaf774b [mips] DSP-ASE move from HI/LO register instructions. 
llvm-svn: 179739
 2013-04-18 00:52:44 +00:00
Nico Rieck 334c7bc7eb Use object file specific section type for initial text section 
llvm-svn: 179494
 2013-04-14 21:18:36 +00:00
Jack Carter 2a74a87b71 This is a resubmittal. For some reason it broke the bots yesterday 
but I cannot reproduce the problem and have scrubed my sources and
even tested with llvm-lit -v --vg.

The Mips RDHWR (Read Hardware Register) instruction was not 
tested for assembler or dissassembler consumption. This patch
adds that functionality.

Contributer: Vladimir Medic
 
llvm-svn: 172685
 2013-01-17 00:28:20 +00:00
Jack Carter 5619f91bf7 reverting 172579 
llvm-svn: 172594
 2013-01-16 01:29:10 +00:00
Jack Carter e0c1e1a47e Akira, 
Hope you are feeling better.

The Mips RDHWR (Read Hardware Register) instruction was not 
tested for assembler or dissassembler consumption. This patch
adds that functionality.

Contributer: Vladimir Medic
 
llvm-svn: 172579
 2013-01-16 00:07:45 +00:00
Jakub Staszak 0c4468b5e6 Remove DOS line endings. 
llvm-svn: 167968
 2012-11-14 20:18:34 +00:00
Akira Hatanaka d0836fd20a [mips] Fix disassembler test cases. 
llvm-svn: 167326
 2012-11-02 22:20:10 +00:00
Akira Hatanaka a13cd0666e Fix check strings in test/MC/Disassembler/Mips/* and run FileCheck. 
Patch by Vladimir Medic.

llvm-svn: 160143
 2012-07-12 21:19:32 +00:00
Akira Hatanaka 9bf2b5677d Reapply r158846. 
Access mips register classes via MCRegisterInfo's functions instead of via the
TargetRegisterClasses defined in MipsGenRegisterInfo.inc.

llvm-svn: 159953
 2012-07-09 18:46:47 +00:00
Akira Hatanaka b577ff116d revert r159851. 
llvm-svn: 159854
 2012-07-06 20:16:48 +00:00
Akira Hatanaka cfa35fa0ff Reapply r158846. 
Include file MipsGenRegisterInfo.inc.

llvm-svn: 159851
 2012-07-06 19:29:11 +00:00
Akira Hatanaka 87505f46ac Revert r158846. 
llvm-svn: 158855
 2012-06-20 21:19:39 +00:00
Akira Hatanaka da448fe0b1 In MipsDisassembler.cpp, instead of defining register class tables, use the ones 
that are generated by TableGen and are already available in
MipsGenRegisterInfo.inc. Suggested by Jakob Stoklund Olesen.

Also, fix bug in function DecodeAFGR64RegisterClass.

Patch by Vladimir Medic. 

llvm-svn: 158846
 2012-06-20 20:39:23 +00:00
Akira Hatanaka c13ed945aa Add lit.local.cfg to run the tests in test/MC/Disassembler/Mips. 
llvm-svn: 157725
 2012-05-31 00:49:56 +00:00
Akira Hatanaka 71928e681b Add disassembler to MIPS. 
Patch by Vladimir Medic. 

llvm-svn: 154935
 2012-04-17 18:03:21 +00:00
Akira Hatanaka d19f025374 Revert r153924. Delete test/MC/Disassembler/Mips and lib/Target/Mips/Disassembler. 
llvm-svn: 153926
 2012-04-03 03:01:13 +00:00
Akira Hatanaka 55059262aa Revert r153924. There were buildbot failures. 
llvm-svn: 153925
 2012-04-03 02:51:09 +00:00
Akira Hatanaka e2498d014b MIPS disassembler support. 
Patch by Vladimir Medic.

llvm-svn: 153924
 2012-04-03 02:20:58 +00:00