maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
126,917 Commits 23 Branches 0 Tags 2.2 GiB
Commit Graph

5 Commits

Author SHA1 Message Date
James Molloy fb5cd6085f Ensure conditional BL instructions for ARM are given the fixup fixup_arm_condbranch. 
Patch by Tim Northover!

llvm-svn: 153737
 2012-03-30 09:15:32 +00:00
Jim Grosbach 7b811d30d9 ARM BL/BLX instruction fixups should use relocations. 
We on the linker to resolve calls to the appropriate BL/BLX instruction
to make interworking function correctly. It uses the symbol in the
relocation to do that, so we need to be careful about being too clever.

To enable this for ARM mode, split the BL/BLX fixup kind off from the
unconditional-branch fixups.

rdar://10927209

llvm-svn: 151571
 2012-02-27 21:36:23 +00:00
Jia Liu 13830229fd comment fix 
llvm-svn: 151339
 2012-02-24 02:15:21 +00:00
Jim Grosbach 8648c10184 ARM assembly parsing and encoding support for LDRD(label). 
rdar://9932658

llvm-svn: 146921
 2011-12-19 23:06:24 +00:00
Evan Cheng ad5f485957 Sink ARM mc routines into MCTargetDesc. 
llvm-svn: 135825
 2011-07-23 00:00:19 +00:00