maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
130,626 Commits 23 Branches 0 Tags 2.2 GiB
Commit Graph

15 Commits

Author SHA1 Message Date
Jakob Stoklund Olesen 54038d796c Switch all register list clients to the new MC*Iterator interface. 
No functional change intended.

Sorry for the churn. The iterator classes are supposed to help avoid
giant commits like this one in the future. The TableGen-produced
register lists are getting quite large, and it may be necessary to
change the table representation.

This makes it possible to do so without changing all clients (again).

llvm-svn: 157854
 2012-06-01 23:28:30 +00:00
Jakob Stoklund Olesen 92a0083944 Switch some getAliasSet clients to MCRegAliasIterator. 
MCRegAliasIterator can optionally visit the register itself, allowing
for simpler code.

llvm-svn: 157837
 2012-06-01 20:36:54 +00:00
Lang Hames 5544bf1b8a Use a SmallVector and linear lookup instead of a DenseSet - SourceMap values 
will always be tiny sets, so DenseSet is overkill (SmallSet won't work as we
need iteration support). 

llvm-svn: 153529
 2012-03-27 19:10:45 +00:00
Lang Hames 551662bf5d During MachineCopyPropagation a register may be the source operand of multiple 
copies being considered for removal. Make sure to track all of the copies,
rather than just the most recent encountered, by holding a DenseSet instead of
an unsigned in SrcMap.

No test case - couldn't reduce something with a sane size.

llvm-svn: 153487
 2012-03-27 00:44:47 +00:00
Craig Topper 4b02a29eba Convert more GenRegisterInfo tables from unsigned to uint16_t to reduce static data size. 
llvm-svn: 152016
 2012-03-05 05:37:41 +00:00
Craig Topper 1d32658877 Use uint16_t to store register overlaps to reduce static data. 
llvm-svn: 152001
 2012-03-04 10:43:23 +00:00
Evan Cheng ddeb9d11fe Fix for PR12090: clear def maps of aliases when visiting a copy. e.g. 
%S5<def> = COPY %S0<kill>
First clear def map of Q1, etc.

No small test case available.

llvm-svn: 151574
 2012-02-27 21:46:42 +00:00
Evan Cheng 63618f9ba6 Fix machine-cp by having it to check sub-register indicies. e.g. 
ecx = mov eax
al  = mov ch
The second copy is not a nop because the sub-indices of ecx,ch is not the
same of that of eax/al.

Re-enabled machine-cp.
PR11940

llvm-svn: 151002
 2012-02-20 23:28:17 +00:00
Jakob Stoklund Olesen 938b4d26f1 Erase dead copies that are clobbered by a call. 
This does make a difference, at least when using RABasic.

llvm-svn: 150118
 2012-02-09 00:19:08 +00:00
Jakob Stoklund Olesen 8610a59de1 Handle register masks in MachineCopyPropagation. 
For simplicity, treat calls with register masks as basic block
boundaries.  This means we can't copy propagate callee-saved registers
across calls, but I don't think that is a big deal.

llvm-svn: 150108
 2012-02-08 22:37:35 +00:00
Andrew Trick 1fa5bcbe2a Codegen pass definition cleanup. No functionality. 
Moving toward a uniform style of pass definition to allow easier target configuration.
Globally declare Pass ID.
Globally declare pass initializer.
Use INITIALIZE_PASS consistently.
Add a call to the initializer from CodeGen.cpp.
Remove redundant "createPass" functions and "getPassName" methods.

While cleaning up declarations, cleaned up comments (sorry for large diff).

llvm-svn: 150100
 2012-02-08 21:23:13 +00:00
Andrew Trick 9e761997d8 whitespace 
llvm-svn: 150094
 2012-02-08 21:22:43 +00:00
Jakob Stoklund Olesen 8c139a5125 Clear kill flags before propagating a copy. 
The live range of the source register may be extended when a redundant
copy is eliminated. Make sure any kill flags between the two copies are
cleared.

This fixes PR11765.

llvm-svn: 149069
 2012-01-26 17:52:15 +00:00
Evan Cheng 520730ff23 Avoid eraseing copies from a reserved register unless the definition can be 
safely proven not to have been clobbered. No small test case possible.

llvm-svn: 147751
 2012-01-08 19:52:28 +00:00
Evan Cheng 00b1a3cd7e Added a late machine instruction copy propagation pass. This catches 
opportunities that only present themselves after late optimizations
such as tail duplication .e.g.
## BB#1:
        movl    %eax, %ecx
        movl    %ecx, %eax
        ret

The register allocator also leaves some of them around (due to false
dep between copies from phi-elimination, etc.)

This required some changes in codegen passes. Post-ra scheduler and the
pseudo-instruction expansion passes have been moved after branch folding
and tail merging. They were before branch folding before because it did
not always update block livein's. That's fixed now. The pass change makes
independently since we want to properly schedule instructions after
branch folding / tail duplication.

rdar://10428165
rdar://10640363

llvm-svn: 147716
 2012-01-07 03:02:36 +00:00