SHL inserts zeros from the right, thus even when the original sign_extend_inreg value was of 1-bit, we need to sra. llvm-svn: 142724
2. Fix a typo in CONCAT_VECTORS which exposed the bug in #1. llvm-svn: 142648