Craig Topper
|
872999737d
|
Fix a bug in the calculation of the VEX.B bit for FMA4 rr with the VEX.W bit set. The VEX.B was being calculated from the wrong operand. Fixes at least some portion of PR14185.
llvm-svn: 177014
|
2013-03-14 07:40:52 +00:00 |
|
Benjamin Kramer
|
fee7d21ae7
|
X86: Make sure we account for the FMA4 register immediate value, otherwise rip-rel relocations will be off by one byte.
PR15040.
llvm-svn: 173176
|
2013-01-22 18:05:59 +00:00 |
|
Jan Sjödin
|
9430e284a9
|
Support for encoding all FMA4 instructions and tablegen patterns for all
remaining FMA4 instructions and intrinsics with tests.
llvm-svn: 145525
|
2011-11-30 22:09:42 +00:00 |
|
Bruno Cardoso Lopes
|
0f9a1f5e6c
|
This patch contains support for encoding FMA4 instructions and
tablegen patterns for scalar FMA4 operations and intrinsic. Also
add tests for vfmaddsd.
Patch by Jan Sjodin
llvm-svn: 145133
|
2011-11-25 19:33:42 +00:00 |