maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
158,905 Commits 23 Branches 0 Tags 2.2 GiB
Commit Graph

10 Commits

Author SHA1 Message Date
Andrew Trick 1a8313458f mi-sched: Precompute a PressureDiff for each instruction, adjust for liveness later. 
Created SUPressureDiffs array to hold the per node PDiff computed during DAG building.

Added a getUpwardPressureDelta API that will soon replace the old
one. Compute PressureDelta here from the precomputed PressureDiffs.

Updating for liveness will come next.

llvm-svn: 189640
 2013-08-30 03:49:48 +00:00
Bill Wendling 4a7a408eaa Don't cache the instruction and register info from the TargetMachine, because 
the internals of TargetMachine could change.

llvm-svn: 183490
 2013-06-07 06:19:56 +00:00
Chandler Carruth 802d755533 Sort includes for all of the .h files under the 'lib' tree. These were 
missed in the first pass because the script didn't yet handle include
guards.

Note that the script is now able to handle all of these headers without
manual edits. =]

llvm-svn: 169224
 2012-12-04 07:12:27 +00:00
Andrew Trick dd79f0fcea misched: Use the TargetSchedModel interface wherever possible. 
Allows the new machine model to be used for NumMicroOps and OutputLatency.

Allows the HazardRecognizer to be disabled along with itineraries.

llvm-svn: 165603
 2012-10-10 05:43:09 +00:00
Sergei Larin 2db64a7031 DAG post-process for Hexagon MI scheduler 
This patch introduces a possibility for Hexagon MI scheduler
to perform some target specific post- processing on the scheduling
DAG prior to scheduling.

llvm-svn: 163903
 2012-09-14 15:07:59 +00:00
Benjamin Kramer 61f6708eee Remove redundant private field. 
clang warned about this being unused in Release builds.

llvm-svn: 163899
 2012-09-14 12:19:58 +00:00
Andrew Trick 7a8e10042f Reorganize MachineScheduler interfaces and publish them in the header. 
The Hexagon target decided to use a lot of functionality from the
target-independent scheduler. That's fine, and other targets should be
able to do the same. This reorg and API update makes that easy.

For the record, ScheduleDAGMI was not meant to be subclassed. Instead,
new scheduling algorithms should be able to implement
MachineSchedStrategy and be done. But if need be, it's nice to be
able to extend ScheduleDAGMI, so I also made that easier. The target
scheduler is somewhat more apt to break that way though.

llvm-svn: 163580
 2012-09-11 00:39:15 +00:00
Sergei Larin ef4cc11cf9 Add "blocked" heuristic to the Hexagon MI scheduler. 
Improve AQ instruction selection in the Hexagon MI scheduler.

llvm-svn: 163523
 2012-09-10 17:31:34 +00:00
Richard Smith 398bd48172 Remove redundant semicolons to fix -pedantic-errors build. 
llvm-svn: 163190
 2012-09-05 01:41:37 +00:00
Sergei Larin 4d8986af12 Porting Hexagon MI Scheduler to the new API. 
Change current Hexagon MI scheduler to use new converging
scheduler. Integrates DFA resource model into it.

llvm-svn: 163137
 2012-09-04 14:49:56 +00:00