4 Commits

Author	SHA1	Message	Date
Justin Holewinski	48f4ad3fc0	[NVPTX] Add @llvm.nvvm.sqrt.f() intrinsic ... llvm-svn: 182394	2013-05-21 16:51:30 +00:00
Justin Holewinski	be8dc6499a	[NVPTX] Disable vector registers ... Vectors were being manually scalarized by the backend. Instead, let the target-independent code do all of the work. The manual scalarization was from a time before good target-independent support for scalarization in LLVM. However, this forces us to specially-handle vector loads and stores, which we can turn into PTX instructions that produce/consume multiple operands. llvm-svn: 174968	2013-02-12 14:18:49 +00:00
Benjamin Kramer	bde9176663	Fix typos found by http://github.com/lyda/misspell-check ... llvm-svn: 157885	2012-06-02 10:20:22 +00:00
Justin Holewinski	ae556d3ef7	This patch adds a new NVPTX back-end to LLVM which supports code generation for NVIDIA PTX 3.0. This back-end will (eventually) replace the current PTX back-end, while maintaining compatibility with it. ... The new target machines are: nvptx (old ptx32) => 32-bit PTX nvptx64 (old ptx64) => 64-bit PTX The sources are based on the internal NVIDIA NVPTX back-end, and contain more functionality than the current PTX back-end currently provides. NV_CONTRIB llvm-svn: 156196	2012-05-04 20:18:50 +00:00