llvm-project

Commit Graph

Author	SHA1	Message	Date
Jim Grosbach	e974a6afaf	ARM: 'add Rd, pc, #imm' is an alias for 'adr Rd, #imm'. rdar://9795790 llvm-svn: 164577	2012-09-25 00:08:13 +00:00
Jim Grosbach	b5ee311602	ARM Assembly syntax support for arithmetic implied dest operand. When the destination operand is the same as the first source register operand for arithmetic instructions, the destination operand may be omitted. For example, the following two instructions are equivalent: sub r2, r2, #6 sub r2, #6 rdar://9682597 llvm-svn: 133925	2011-06-27 19:09:15 +00:00

Author

SHA1

Message

Date

Jim Grosbach

e974a6afaf

ARM: 'add Rd, pc, #imm' is an alias for 'adr Rd, #imm'.

rdar://9795790

llvm-svn: 164577

2012-09-25 00:08:13 +00:00

Jim Grosbach

b5ee311602

ARM Assembly syntax support for arithmetic implied dest operand.

When the destination operand is the same as the first source register
operand for arithmetic instructions, the destination operand may be omitted.

For example, the following two instructions are equivalent:
  sub r2, r2, #6
  sub r2, #6

rdar://9682597

llvm-svn: 133925

2011-06-27 19:09:15 +00:00

2 Commits