maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
393,146 Commits 23 Branches 0 Tags 2.2 GiB
Commit Graph

63 Commits

Author SHA1 Message Date
Anton Yartsev 3bad9afaba pre/post increase/decrease for AltiVec vectors 
llvm-svn: 124146
 2011-01-24 20:55:22 +00:00
Anton Yartsev 3f8f2886c1 comparison of AltiVec vectors now gives bool result (fix for 7533) 
llvm-svn: 119678
 2010-11-18 03:19:30 +00:00
Anton Yartsev 73d4023114 support for AltiVec extensions from the Cell architecture 
llvm-svn: 116478
 2010-10-14 14:37:46 +00:00
Anton Yartsev 583a1cf7b5 support for predicates with bool/pixel arguments 
llvm-svn: 111515
 2010-08-19 11:57:49 +00:00
Anton Yartsev fc83c60755 support for the rest of AltiVec functions with bool/pixel arguments and return values (except predicates) 
llvm-svn: 111511
 2010-08-19 03:21:36 +00:00
Anton Yartsev 9e96898032 support for vec_perm and all dependent functions (vec_mergeh, vec_mergel, vec_pack, vec_sld, vec_splat) with bool/pixel arguments and return values 
llvm-svn: 111509
 2010-08-19 03:00:09 +00:00
Anton Yartsev 2cc136d4e3 support for vec_add, vec_adds, vec_and, vec_andc with bool arguments 
llvm-svn: 111141
 2010-08-16 16:22:12 +00:00
Chris Lattner 3fcc790cd8 Change IR generation for return (in the simple case) to avoid doing silly 
load/store nonsense in the epilog.  For example, for:

int foo(int X) {
  int A[100];
  return A[X];
}

we used to generate:

  %arrayidx = getelementptr inbounds [100 x i32]* %A, i32 0, i64 %idxprom ; <i32*> [#uses=1]
  %tmp1 = load i32* %arrayidx                     ; <i32> [#uses=1]
  store i32 %tmp1, i32* %retval
  %0 = load i32* %retval                          ; <i32> [#uses=1]
  ret i32 %0
}

which codegen'd to this code:

_foo:                                   ## @foo
## BB#0:                                ## %entry
	subq	$408, %rsp              ## imm = 0x198
	movl	%edi, 400(%rsp)
	movl	400(%rsp), %edi
	movslq	%edi, %rax
	movl	(%rsp,%rax,4), %edi
	movl	%edi, 404(%rsp)
	movl	404(%rsp), %eax
	addq	$408, %rsp              ## imm = 0x198
	ret

Now we generate:

  %arrayidx = getelementptr inbounds [100 x i32]* %A, i32 0, i64 %idxprom ; <i32*> [#uses=1]
  %tmp1 = load i32* %arrayidx                     ; <i32> [#uses=1]
  ret i32 %tmp1
}

and:

_foo:                                   ## @foo
## BB#0:                                ## %entry
	subq	$408, %rsp              ## imm = 0x198
	movl	%edi, 404(%rsp)
	movl	404(%rsp), %edi
	movslq	%edi, %rax
	movl	(%rsp,%rax,4), %eax
	addq	$408, %rsp              ## imm = 0x198
	ret

This actually does matter, cutting out 2000 lines of IR from CGStmt.ll 
for example.

Another interesting effect is that altivec.h functions which are dead
now get dce'd by the inliner.  Hence all the changes to 
builtins-ppc-altivec.c to ensure the calls aren't dead.

llvm-svn: 106970
 2010-06-27 01:06:27 +00:00
Chris Lattner 51924e517b Implement support for -fwrapv, rdar://7221421 
As part of this, pull together trapv handling into the same enum.

This also add support for NSW multiplies.

This also makes PCH disagreement on overflow behavior silent, since it
really doesn't matter except for warnings and codegen (no macros get 
defined etc).

llvm-svn: 106956
 2010-06-26 21:25:03 +00:00
Chris Lattner 217e056e40 implement rdar://7432000 - signed negate should codegen as NSW. 
While I'm in there, adjust pointer to member adjustments as well.

llvm-svn: 106955
 2010-06-26 20:27:24 +00:00
Anton Korobeynikov cc50b7d7d5 More AltiVec support. 
Patch by Anton Yartsev!

llvm-svn: 106387
 2010-06-19 09:47:18 +00:00
Chris Lattner dd6697b4fa improve altivec c++ support by adding casts, patch by 
Anton Yartsev!

llvm-svn: 101281
 2010-04-14 20:35:39 +00:00
Chris Lattner dad4062b4d implement altivec.h and a bunch of support code, patch by Anton Yartsev! 
llvm-svn: 101215
 2010-04-14 03:54:58 +00:00