maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
31,225 Commits 23 Branches 0 Tags 2.2 GiB
Commit Graph

31225 Commits

Author SHA1 Message Date
Evan Cheng c42406b5ad SDISel does not preserve all, it changes CFG and other info. 
llvm-svn: 35376
 2007-03-27 00:53:36 +00:00
Evan Cheng fdbdf43632 Don't call getOperandConstraint() if operand index is greater than 
TID->numOperands.

llvm-svn: 35375
 2007-03-27 00:48:28 +00:00
Devang Patel 2850c677af Spell check. 
llvm-svn: 35374
 2007-03-27 00:16:08 +00:00
Reid Spencer 54d5b1b8f8 Implement some minor review feedback. 
llvm-svn: 35373
 2007-03-26 23:58:26 +00:00
Reid Spencer e01d0e8c39 Another test case for PR1271 where bad shift masks were generated. 
llvm-svn: 35372
 2007-03-26 23:48:52 +00:00
Reid Spencer 441486c172 For PR1271: 
Fix another incorrectly converted shift mask.

llvm-svn: 35371
 2007-03-26 23:45:51 +00:00
Devang Patel 4398e242dd Reduce malloc/free traffic. 
llvm-svn: 35370
 2007-03-26 23:19:29 +00:00
Devang Patel bea581d70c It is not possible to determie dominance between two PHI nodes 
based on their ordering.

llvm-svn: 35369
 2007-03-26 23:18:28 +00:00
Devang Patel 55566a972c Use std::vector<DFCalculateWorkObject> instead of 
std::vector<DFCalculateWorkObject *> to reduce malloc/free traffic.

llvm-svn: 35368
 2007-03-26 23:17:19 +00:00
Evan Cheng 44a7f3a65d Test case for PR1266. 
llvm-svn: 35367
 2007-03-26 22:58:35 +00:00
Evan Cheng 7dbbd00b06 findRegisterUseOperand() changed. 
llvm-svn: 35366
 2007-03-26 22:41:48 +00:00
Evan Cheng 4a09b1b5be Fix for PR1266. Don't mark a two address operand IsKill. 
llvm-svn: 35365
 2007-03-26 22:40:42 +00:00
Reid Spencer f3200ef9ac For PR1277: 
Implement error handling for bytecode parsing.

Patch by Scott Michel.

llvm-svn: 35364
 2007-03-26 22:38:01 +00:00
Evan Cheng ec3ac316e2 Change findRegisterUseOperand() to return operand index instead. 
llvm-svn: 35363
 2007-03-26 22:37:45 +00:00
Dale Johannesen fd18a0cdf4 Fix reversed logic in getRegsUsed. Rename RegStates to RegsAvailable to 
hopefully forestall similar errors.

llvm-svn: 35362
 2007-03-26 22:23:54 +00:00
Chris Lattner d2602d5054 eliminate use of std::set 
llvm-svn: 35361
 2007-03-26 20:40:50 +00:00
Reid Spencer e20090b88d Add a comment to explain a folding transform. 
llvm-svn: 35360
 2007-03-26 20:09:02 +00:00
Reid Spencer d9fe01c7a4 Fix this test case to match output after a bug was fixed. 
llvm-svn: 35359
 2007-03-26 18:04:38 +00:00
Reid Spencer 755d0e7ffc Get better debug output by having modified instructions print both the 
original and new instruction. A slight performance hit with ostringstream
but it is only for debug.
Also, clean up an uninitialized variable warning noticed in a release build.

llvm-svn: 35358
 2007-03-26 17:44:01 +00:00
Reid Spencer 769a5a8e0b Get the number of bits to set in a mask correct for a shl/lshr transform. 
llvm-svn: 35357
 2007-03-26 17:18:58 +00:00
Duncan Sands 820ae03fda Fix testsuite hang. 
llvm-svn: 35355
 2007-03-26 10:59:13 +00:00
Reid Spencer 2853e602d4 For PR601: 
Initial skeleton for pass documentation.

llvm-svn: 35354
 2007-03-26 09:32:31 +00:00
Bill Wendling 158f6092a2 Promote to v1i64 type... 
llvm-svn: 35353
 2007-03-26 08:03:33 +00:00
Bill Wendling 48a24419bf Updated. 
llvm-svn: 35352
 2007-03-26 07:55:58 +00:00
Bill Wendling 98d2104c6f Add support for the v1i64 type. This makes better code for this: 
#include <mmintrin.h>

extern __m64 C;

void baz(__v2si *A, __v2si *B)
{
  *A = C;
  _mm_empty();
}

We get this:

_baz:
        call "L1$pb"
"L1$pb":
        popl %eax
        movl L_C$non_lazy_ptr-"L1$pb"(%eax), %eax
        movq (%eax), %mm0
        movl 4(%esp), %eax
        movq %mm0, (%eax)
        emms
        ret

GCC gives us this:

_baz:
        pushl   %ebx
        call    L3
"L00000000001$pb":
L3:
        popl    %ebx
        subl    $8, %esp
        movl    L_C$non_lazy_ptr-"L00000000001$pb"(%ebx), %eax
        movl    (%eax), %edx
        movl    4(%eax), %ecx
        movl    16(%esp), %eax
        movl    %edx, (%eax)
        movl    %ecx, 4(%eax)
        emms
        addl    $8, %esp
        popl    %ebx
        ret

llvm-svn: 35351
 2007-03-26 07:53:08 +00:00
Evan Cheng 8275f0e0af SIGN_EXTEND_INREG requires one extra operand, a ValueType node. 
llvm-svn: 35350
 2007-03-26 07:12:51 +00:00
Reid Spencer 0bfa19eb13 Test case for PR1271 involving construction of a bad mask to replace a 
shift instruction.

llvm-svn: 35349
 2007-03-26 05:32:16 +00:00
Reid Spencer 50898607a9 For PR1271: 
Fix SingleSource/Regression/C/2003-05-21-UnionBitFields.c by changing a
getHighBitsSet call to getLowBitsSet call that was incorrectly converted
from the original lshr constant expression.

llvm-svn: 35348
 2007-03-26 05:25:00 +00:00
Dale Johannesen e5866e7b89 Look through bitcast when finding IVs. (Chris' patch really.) 
llvm-svn: 35347
 2007-03-26 03:01:27 +00:00
Chris Lattner 7a86dc5c27 Start value symbol tables out small (space for 16 elts), not huge (space for 512). 
This is particularly useful for the JIT, which lazily deserializes functions.

llvm-svn: 35346
 2007-03-26 01:45:35 +00:00
Anton Korobeynikov 6e30008249 Add "feature" testcase for new switch lowering code 
llvm-svn: 35345
 2007-03-25 22:01:14 +00:00
Reid Spencer 8314b16fc3 Compute getLowBitsSet correctly. Using the complement of a 64-bit value 
and shifting down without regard for the bitwidth of the APInt can lead
to incorrect initialization values. Instead, check for the word size case
(to avoid undef results from shift) and then do (1 << loBitsSet) - 1

llvm-svn: 35344
 2007-03-25 21:58:42 +00:00
Reid Spencer 726b0a7fa4 Add a test case for PR1271 (necessary, but not sufficient). 
llvm-svn: 35343
 2007-03-25 21:30:41 +00:00
Reid Spencer 52830327e9 For PR1271: 
Remove a use of getLowBitsSet that caused the mask used for replacement of
shl/lshr pairs with an AND instruction to be computed incorrectly. Its not
clear exactly why this is the case. This solves the disappearing shifts
problem, but it doesn't fix Regression/C/2003-05-21-UnionBitFields. It
seems there is more going on.

llvm-svn: 35342
 2007-03-25 21:11:44 +00:00
Chris Lattner 9bf53ffaa2 implement Transforms/InstCombine/cast2.ll:test3 and PR1263 
llvm-svn: 35341
 2007-03-25 20:43:09 +00:00
Chris Lattner f323838c4c new testcase 
llvm-svn: 35340
 2007-03-25 20:42:40 +00:00
Reid Spencer 624766f8a2 Some cleanup from review: 
* Don't assume shift amounts are <= 64 bits
* Avoid creating an extra APInt in SubOne and AddOne by using -- and ++
* Add another use of getLowBitsSet
* Convert a series of if statements to a switch

llvm-svn: 35339
 2007-03-25 19:55:33 +00:00
Anton Korobeynikov 7037826c86 First step of switch lowering refactoring: perform worklist-driven 
strategy, emit JT's where possible.

llvm-svn: 35338
 2007-03-25 15:07:15 +00:00
Anton Korobeynikov e8ac2fce97 Fix authorship 
llvm-svn: 35337
 2007-03-25 13:44:26 +00:00
Chris Lattner 6d94bb79ac fold constantexprs more aggressively, fixing PR1265 
llvm-svn: 35336
 2007-03-25 05:47:04 +00:00
Reid Spencer 80263aadf3 Refactor several ConstantExpr::getXXX calls with ConstantInt arguments 
using the facilities of APInt. While this duplicates a tiny fraction of
the constant folding code, it also makes the code easier to read and
avoids large ConstantExpr overhead for simple, known computations.

llvm-svn: 35335
 2007-03-25 05:33:51 +00:00
Chris Lattner 26ad3e7191 add a note 
llvm-svn: 35334
 2007-03-25 05:10:46 +00:00
Zhou Sheng 222d5ebfd2 1. Avoid unnecessary APInt construction if possible. 
2. Use isStrictlyPositive() instead of isPositive() in two places where
   they need APInt value > 0 not only >=0.

llvm-svn: 35333
 2007-03-25 05:01:29 +00:00
Chris Lattner 77f0479833 Implement support for vector operands to inline asm, implementing 
CodeGen/X86/2007-03-24-InlineAsmVectorOp.ll

llvm-svn: 35332
 2007-03-25 05:00:54 +00:00
Chris Lattner 25f82845b3 new testcase 
llvm-svn: 35331
 2007-03-25 05:00:23 +00:00
Chris Lattner 9c9e2f1af2 add a note 
llvm-svn: 35330
 2007-03-25 04:46:28 +00:00
Chris Lattner 8810241ebc Fix CodeGen/PowerPC/2007-03-24-cntlzd.ll 
llvm-svn: 35329
 2007-03-25 04:44:03 +00:00
Chris Lattner 31b80d55ee test that the ppc backend can do 64-bit cntlz 
llvm-svn: 35328
 2007-03-25 04:43:51 +00:00
Chris Lattner 3d7efa2586 implement initial support for the silly X constraint. Testcase here: CodeGen/X86/2007-03-24-InlineAsmXConstraint.ll 
llvm-svn: 35327
 2007-03-25 04:35:41 +00:00
Chris Lattner 6089146aa3 new testcase 
llvm-svn: 35326
 2007-03-25 04:35:23 +00:00