maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
41,203 Commits 23 Branches 0 Tags 2.2 GiB
Commit Graph

21953 Commits

Author SHA1 Message Date
Dan Gohman 837a6dccd7 Use the new convertFromAPInt instead of convertFromZeroExtendedInteger, 
which allows more of the surrounding arithmetic to be done with APInt
instead of uint64_t.

llvm-svn: 47745
 2008-02-29 01:44:25 +00:00
Dan Gohman 06c45d516d Use the new convertFromAPInt instead of convertFromZeroExtendedInteger. 
llvm-svn: 47744
 2008-02-29 01:42:52 +00:00
Dan Gohman ec6be4a782 Use the new APInt-enabled form of getConstant instead of converting 
an APInt into a uint64_t to call getConstant.

llvm-svn: 47742
 2008-02-29 01:41:59 +00:00
Dan Gohman 105c1d4106 Add support to APInt for shift and rotate operations with APInt 
instead of uint32_t for the shift/rotate count operand type.

llvm-svn: 47741
 2008-02-29 01:40:47 +00:00
Anders Carlsson 17df4cd397 Use the correct instruction encodings for the 64-bit MMX movd. 
llvm-svn: 47740
 2008-02-29 01:35:12 +00:00
Dan Gohman ca24fd9096 Simplify code using convertFromZeroExtendedInteger with an APInt 
by using the new convertFromAPInt directly.

llvm-svn: 47739
 2008-02-29 01:27:13 +00:00
Dan Gohman 35723eb4f6 Add a method to APFloat to convert directly from APInt. 
llvm-svn: 47738
 2008-02-29 01:26:11 +00:00
Evan Cheng 95a7be473c Added option -align-loops=<true/false> to disable loop aligner pass. 
llvm-svn: 47736
 2008-02-28 23:29:57 +00:00
Dale Johannesen cbde4c2206 Interface of getByValTypeAlignment differed between 
generic & x86 versions; change generic to follow x86
and improve comments.  Add PPC version (not right
for non-Darwin.)

llvm-svn: 47734
 2008-02-28 22:31:51 +00:00
Andrew Lenharth 09b64a4ed1 Make llvm-ar behave like ar, if you create an empty archive, ar creates an empty archive. llvm-ar would not generate an output file in this case 
llvm-svn: 47733
 2008-02-28 22:24:48 +00:00
Lauro Ramos Venancio 714eeb2d55 Initialize TextAlignFillValue. Fix revision 47703. 
llvm-svn: 47732
 2008-02-28 22:14:09 +00:00
Lauro Ramos Venancio 9781aee03c Avoid collisions in value names. 
llvm-svn: 47725
 2008-02-28 20:26:04 +00:00
Dale Johannesen c4c3de2b52 Fix an assertion message. 
llvm-svn: 47722
 2008-02-28 18:36:51 +00:00
Chris Lattner 643dce1146 add a note 
llvm-svn: 47720
 2008-02-28 17:21:27 +00:00
Gabor Greif f77e6977a0 Fix http://llvm.org/bugs/show_bug.cgi?id=2104 by ordering lexicographically what gets printed. Be const-correct in PrintResults and uninline it too 
llvm-svn: 47712
 2008-02-28 08:38:45 +00:00
Evan Cheng 507713de08 Set to default: x86 no longer fold and into test if it has more than one use. 
llvm-svn: 47711
 2008-02-28 07:46:38 +00:00
Evan Cheng a465bfb87c Keep track how many commutes are performed by the scheduler. 
llvm-svn: 47710
 2008-02-28 07:40:24 +00:00
Chris Lattner e2f55f9fc5 Sparc backend doesn't support debug info yet, mark the nodes as expand. This fixes a crash on 
test/DebugInfo/funccall.ll

llvm-svn: 47709
 2008-02-28 05:54:25 +00:00
Chris Lattner 9824ffef0c implement expand for ISD::DECLARE by just deleting it. 
llvm-svn: 47708
 2008-02-28 05:53:40 +00:00
Chris Lattner f1444c35e8 Fix CodeGen/Generic/storetrunc-fp.ll on sparc, PR2105 
llvm-svn: 47707
 2008-02-28 05:48:04 +00:00
Chris Lattner beb6a5ba4f fix CodeGen/Generic/2008-01-25-dag-combine-mul.ll on sparc, PR2105 
llvm-svn: 47706
 2008-02-28 05:44:20 +00:00
Chris Lattner 765be8874d target-indep codegen memcpy lowering issue. 
llvm-svn: 47705
 2008-02-28 05:34:27 +00:00
Chris Lattner 83e80cd368 Add a random not very important note 
llvm-svn: 47704
 2008-02-28 04:52:59 +00:00
Evan Cheng c799065cc3 Add a quick and dirty "loop aligner pass". x86 uses it to align its loops to 16-byte boundaries. 
llvm-svn: 47703
 2008-02-28 00:43:03 +00:00
Eli Friedman 93e8b679a3 A few more small things I've run into. 
llvm-svn: 47702
 2008-02-28 00:21:43 +00:00
Anton Korobeynikov d73396bef9 EHPreferredDataFormat hook for PPC targets. Looks like Darwin 
uses the same encoding everywhere. Linux FIXME'ed.

llvm-svn: 47701
 2008-02-27 23:49:15 +00:00
Devang Patel a1a6882519 Remove dead code. 
llvm-svn: 47700
 2008-02-27 23:33:51 +00:00
Anton Korobeynikov ae24cca0e4 Preparation step for some cleanup/generalization in EH information emission: 
provide TAI hook for selection of EH data emission format. Currently unused.

llvm-svn: 47699
 2008-02-27 23:33:50 +00:00
Dale Johannesen bf76a08e7c Handle load/store of misaligned vectors that are the 
same size as an int type by doing a bitconvert of
load/store of the int type (same algorithm as floating point).
This makes them work for ppc Altivec.  There was some
code that purported to handle loads of (some) vectors
by splitting them into two smaller vectors, but getExtLoad
rejects subvector loads, so this could never have worked;
the patch removes it.

llvm-svn: 47696
 2008-02-27 22:36:00 +00:00
Dan Gohman 26854f242e Don't hard-code the mask size to be 32, which is incorrect on ppc64 
and was causing aborts with the new APInt changes. This may also be
fixing an obscure ppc64 bug.

llvm-svn: 47692
 2008-02-27 21:12:32 +00:00
Evan Cheng 3d17e4c427 This is done. 
llvm-svn: 47688
 2008-02-27 20:26:32 +00:00
Evan Cheng fdc732ab9a Fix a bug in dead spill slot elimination. 
llvm-svn: 47687
 2008-02-27 19:57:11 +00:00
Dan Gohman e5e32ec8f7 Remove the `else', at Evan's insistence. 
llvm-svn: 47686
 2008-02-27 19:44:57 +00:00
Duncan Sands ef40c5b204 Add a FIXME about the VECTOR_SHUFFLE evil hack. 
llvm-svn: 47676
 2008-02-27 17:39:13 +00:00
Lauro Ramos Venancio 14241b29b2 Emit an error when a library is not found. It is the GNU ld behavior and it is expected by the configure scripts. 
llvm-svn: 47674
 2008-02-27 17:20:32 +00:00
Duncan Sands e158a82f26 LegalizeTypes support for EXTRACT_VECTOR_ELT. The 
approach taken is different to that in LegalizeDAG
when it is a question of expanding or promoting the
result type: for example, if extracting an i64 from
a <2 x i64>, when i64 needs expanding, it bitcasts
the vector to <4 x i32>, extracts the appropriate
two i32's, and uses those for the Lo and Hi parts.
Likewise, when extracting an i16 from a <4 x i16>,
and i16 needs promoting, it bitcasts the vector to
<2 x i32>, extracts the appropriate i32, twiddles
the bits if necessary, and uses that as the promoted
value.  This puts more pressure on bitcast legalization,
and I've added the appropriate cases.  They needed to
be added anyway since users can generate such bitcasts
too if they want to.  Also, when considering various
cases (Legal, Promote, Expand, Scalarize, Split) it is
a pain that expand can correspond to Expand, Scalarize
or Split, so I've changed the LegalizeTypes enum so it
lists those different cases - now Expand only means
splitting a scalar in two.
The code produced is the same as by LegalizeDAG for
all relevant testcases, except for
2007-10-31-extractelement-i64.ll, where the code seems
to have improved (see below; can an expert please tell
me if it is better or not).
Before < vs after >.

<       subl    $92, %esp
<       movaps  %xmm0, 64(%esp)
<       movaps  %xmm0, (%esp)
<       movl    4(%esp), %eax
<       movl    %eax, 28(%esp)
<       movl    (%esp), %eax
<       movl    %eax, 24(%esp)
<       movq    24(%esp), %mm0
<       movq    %mm0, 56(%esp)
---
>       subl    $44, %esp
>       movaps  %xmm0, 16(%esp)
>       pshufd  $1, %xmm0, %xmm1
>       movd    %xmm1, 4(%esp)
>       movd    %xmm0, (%esp)
>       movq    (%esp), %mm0
>       movq    %mm0, 8(%esp)

<       subl    $92, %esp
<       movaps  %xmm0, 64(%esp)
<       movaps  %xmm0, (%esp)
<       movl    12(%esp), %eax
<       movl    %eax, 28(%esp)
<       movl    8(%esp), %eax
<       movl    %eax, 24(%esp)
<       movq    24(%esp), %mm0
<       movq    %mm0, 56(%esp)
---
>       subl    $44, %esp
>       movaps  %xmm0, 16(%esp)
>       pshufd  $3, %xmm0, %xmm1
>       movd    %xmm1, 4(%esp)
>       movhlps %xmm0, %xmm0
>       movd    %xmm0, (%esp)
>       movq    (%esp), %mm0
>       movq    %mm0, 8(%esp)

<       subl    $92, %esp
<       movaps  %xmm0, 64(%esp)
---
>       subl    $44, %esp

<       movl    16(%esp), %eax
<       movl    %eax, 48(%esp)
<       movl    20(%esp), %eax
<       movl    %eax, 52(%esp)
<       movaps  %xmm0, (%esp)
<       movl    4(%esp), %eax
<       movl    %eax, 60(%esp)
<       movl    (%esp), %eax
<       movl    %eax, 56(%esp)
---
>       pshufd  $1, %xmm0, %xmm1
>       movd    %xmm1, 4(%esp)
>       movd    %xmm0, (%esp)
>       movd    %xmm1, 12(%esp)
>       movd    %xmm0, 8(%esp)

<       subl    $92, %esp
<       movaps  %xmm0, 64(%esp)
---
>       subl    $44, %esp

<       movl    24(%esp), %eax
<       movl    %eax, 48(%esp)
<       movl    28(%esp), %eax
<       movl    %eax, 52(%esp)
<       movaps  %xmm0, (%esp)
<       movl    12(%esp), %eax
<       movl    %eax, 60(%esp)
<       movl    8(%esp), %eax
<       movl    %eax, 56(%esp)
---
>       pshufd  $3, %xmm0, %xmm1
>       movd    %xmm1, 4(%esp)
>       movhlps %xmm0, %xmm0
>       movd    %xmm0, (%esp)
>       movd    %xmm1, 12(%esp)
>       movd    %xmm0, 8(%esp)

llvm-svn: 47672
 2008-02-27 13:34:40 +00:00
Duncan Sands 2111bd2e37 LegalizeTypes support for legalizing the mask 
operand of a VECTOR_SHUFFLE.  The mask is a
vector of constant integers.  The code in
LegalizeDAG doesn't bother to legalize the
mask, since it's basically just storage for
a bunch of constants, however LegalizeTypes
is more picky.  The problem is that there may
not exist any legal vector-of-integers type
with a legal element type, so it is impossible
to create a legal mask!  Unless of course you
cheat by creating a BUILD_VECTOR where the
operands have a different type to the element
type of the vector being built...  This is
pretty ugly but works - all relevant tests in
the testsuite pass, and produce the same
assembler with and without LegalizeTypes.

llvm-svn: 47670
 2008-02-27 13:03:44 +00:00
Duncan Sands 5d5bc484d0 LegalizeTypes support for INSERT_VECTOR_ELT. 
llvm-svn: 47669
 2008-02-27 10:18:23 +00:00
Evan Cheng 8ae8e2d50b Don't track max alignment during stack object allocations since they can be deleted later. Let PEI compute it. 
llvm-svn: 47668
 2008-02-27 10:04:56 +00:00
Duncan Sands 96658d0189 Support for legalizing MEMBARRIER. 
llvm-svn: 47667
 2008-02-27 08:53:44 +00:00
Bill Wendling 97925ec704 Final de-tabification. 
llvm-svn: 47663
 2008-02-27 06:33:05 +00:00
Chris Lattner 6fca938971 Add path separator support, patch by Sam Bishop. 
llvm-svn: 47662
 2008-02-27 06:17:10 +00:00
Chris Lattner 83263b8cfb Make X86TargetLowering::LowerSINT_TO_FP return without creating a dead 
stack slot and store if the  SINT_TO_FP is actually legal.  This allows
us to compile:

double a(double b) {return (unsigned)b;}

to:

_a:
	cvttsd2siq	%xmm0, %rax
	movl	%eax, %eax
	cvtsi2sdq	%rax, %xmm0
	ret

instead of:

_a:
	subq	$8, %rsp
	cvttsd2siq	%xmm0, %rax
	movl	%eax, %eax
	cvtsi2sdq	%rax, %xmm0
	addq	$8, %rsp
	ret

crazy.

llvm-svn: 47660
 2008-02-27 05:57:41 +00:00
Chris Lattner 5fe95a04f5 this code is correct but strange looking ;-) 
llvm-svn: 47659
 2008-02-27 05:48:44 +00:00
Chris Lattner 3c7d3d5700 Compile x86-64-and-mask.ll into: 
_test:
	movl	%edi, %eax
	ret

instead of:

_test:
        movl    $4294967295, %ecx
        movq    %rdi, %rax
        andq    %rcx, %rax
        ret

It would be great to write this as a Pat pattern that used subregs 
instead of a 'pseudo' instruction, but I don't know how to do that
in td files.

llvm-svn: 47658
 2008-02-27 05:47:54 +00:00
Evan Cheng 6d56368caf Spiller now remove unused spill slots. 
llvm-svn: 47657
 2008-02-27 03:04:06 +00:00
Dan Gohman 66272a545b Teach Legalize how to expand an EXTRACT_ELEMENT. 
llvm-svn: 47656
 2008-02-27 01:52:30 +00:00
Dan Gohman f19609abe8 Convert the last remaining users of the non-APInt form of 
ComputeMaskedBits to use the APInt form, and remove the
non-APInt form.

llvm-svn: 47654
 2008-02-27 01:23:58 +00:00
Devang Patel 5bc621c680 Add comment. 
llvm-svn: 47653
 2008-02-27 01:20:54 +00:00
Chris Lattner 3f86109fd1 add a note 
llvm-svn: 47652
 2008-02-27 01:17:20 +00:00