maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
292,832 Commits 23 Branches 0 Tags 2.2 GiB
Commit Graph

4 Commits

Author SHA1 Message Date
Stefan Pintilie 659f040351 [Power9] Fix the resource list for the COPY instruction. 
The COPY instruction was listed as a 4 cycle instruction.
It is now listed correctly as a 2 cycle ALU instruction.

llvm-svn: 328647
 2018-03-27 17:51:53 +00:00
Graham Yiu 5cd044e8c8 Use new vector insert half-word and byte instructions when we see insertelement on '8 x i16' and '16 x i8' types. Also extended existing lit testcase to cover these cases. 
Differential Revision: https://reviews.llvm.org/D34630

llvm-svn: 317613
 2017-11-07 20:55:43 +00:00
Graham Yiu 030621bbcb Adds code to PPC ISEL lowering to recognize byte inserts from vector_shuffles, and use P9 shift and vector insert byte instructions instead of vperm. Extends tests from vector insert half-word. 
Differential Revision: https://reviews.llvm.org/D34497

llvm-svn: 317503
 2017-11-06 20:18:30 +00:00
Graham Yiu 671526148c Adds code to PPC ISEL lowering to recognize half-word inserts from vector_shuffles, and use P9 shift and vector insert instructions instead of vperm. 
Differential Revision: https://reviews.llvm.org/D34160

llvm-svn: 317111
 2017-11-01 18:06:56 +00:00