maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
156,315 Commits 23 Branches 0 Tags 2.2 GiB
Commit Graph

10 Commits

Author SHA1 Message Date
Hal Finkel 85526f2e71 Correct the PPC A2 misprediction penalty 
The manual states that there is a minimum of 13 cycles from when the
mispredicted branch is issued to when the correct branch target is
issued.

llvm-svn: 178925
 2013-04-05 23:28:58 +00:00
Hal Finkel 5fde1b033e Add a SchedMachineModel for the PPC A2 
llvm-svn: 178848
 2013-04-05 05:34:08 +00:00
Hal Finkel 679c73cb33 Split several PPC instruction classes. 
Slight reorganisation of PPC instruction classes for scheduling. No
functionality change for existing subtargets.
 - Clearly separate load/store-with-update instructions from regular loads and stores.
 - Split IntRotateD -> IntRotateD and IntRotateDI
 - Split out fsub and fadd from FPGeneral -> FPAddSub
 - Update existing itineraries

Patch by Tobias von Koch.

llvm-svn: 162729
 2012-08-28 02:49:14 +00:00
Hal Finkel 9898614854 Add another missing 64-bit itinerary definition for the PPC A2 core. 
llvm-svn: 158393
 2012-06-13 05:55:09 +00:00
Hal Finkel 79c39da135 Add some missing 64-bit itinerary definitions for the PPC A2 core. 
llvm-svn: 158373
 2012-06-12 20:32:29 +00:00
Hal Finkel 8c33dde666 Split out the PPC instruction class IntSimple from IntGeneral. 
On the POWER7, adds and logical operations can also be handled
in the load/store pipelines. We'll call these IntSimple.

llvm-svn: 158366
 2012-06-12 19:01:24 +00:00
Hal Finkel 1de9bf01e4 Fix a copy-and-paste duplication error in the PPC 440 and A2 schedules (no functionality change). 
llvm-svn: 157912
 2012-06-04 02:39:52 +00:00
Hal Finkel 3ecfa7b277 Fix some 80-col. violations I introduced with the A2 PPC64 core. 
llvm-svn: 153852
 2012-04-01 21:20:14 +00:00
Hal Finkel 9032344c15 Add LdStSTD* itin. for the PPC64 A2 core. 
llvm-svn: 153850
 2012-04-01 20:08:08 +00:00
Hal Finkel 9f9f8929ee Add instruction itinerary for the PPC64 A2 core. 
This adds a full itinerary for IBM's PPC64 A2 embedded core. These
cores form the basis for the CPUs in the new IBM BG/Q supercomputer.

llvm-svn: 153842
 2012-04-01 19:22:40 +00:00