maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
21,456 Commits 23 Branches 0 Tags 2.2 GiB
Commit Graph

31 Commits

Author SHA1 Message Date
Evan Cheng 6fc31046aa X86 conditional branch support. 
llvm-svn: 24870
 2005-12-19 23:12:38 +00:00
Chris Lattner c5609aab11 add a node, for completeness 
llvm-svn: 24819
 2005-12-18 07:05:21 +00:00
Nate Begeman 53c1f75090 Since extload can also be used by FP, split STDIntExtLoad into two parts, 
one for use with extload, one for use with sextload and zextload, which
are integer only.

llvm-svn: 24814
 2005-12-18 02:48:48 +00:00
Chris Lattner 233e044738 add truncstore 
llvm-svn: 24787
 2005-12-17 20:42:29 +00:00
Jim Laskey 7c462768ed Added source file/line correspondence for dwarf (PowerPC only at this point.) 
llvm-svn: 24748
 2005-12-16 22:45:29 +00:00
Evan Cheng 74151ba279 * Promote all 1 bit entities to 8 bit. 
* Handling extload (1 bit -> 8 bit) and remove C++ code that handle 1 bit
zextload.

llvm-svn: 24726
 2005-12-15 19:49:23 +00:00
Evan Cheng a2ebc62862 Added constpool, frameindex, and externalsym nodes. 
llvm-svn: 24723
 2005-12-15 08:29:48 +00:00
Evan Cheng d296a43f96 Added support to specify predicates. 
llvm-svn: 24715
 2005-12-14 22:02:59 +00:00
Evan Cheng b8be9d1596 Fixed extload type profile. The 4th operand is a ValueType node with type 
OtherVT, it cannot be compare to type of 1st operand which is an integer type.

llvm-svn: 24713
 2005-12-14 19:40:54 +00:00
Evan Cheng 683d8515b1 Added sextld + zextld DAG nodes. 
llvm-svn: 24703
 2005-12-14 02:21:01 +00:00
Nate Begeman 69caef2b78 Prepare support for AltiVec multiply, divide, and sqrt. 
llvm-svn: 24700
 2005-12-13 22:55:22 +00:00
Chris Lattner a4c6cc5af4 Fix typo :( 
llvm-svn: 24664
 2005-12-11 18:43:13 +00:00
Chris Lattner 254e0a842f add selectcc 
llvm-svn: 24662
 2005-12-11 08:35:54 +00:00
Chris Lattner e6f2c82073 Realize the constant pool & global addrs must always be ptr type 
llvm-svn: 24660
 2005-12-11 07:45:04 +00:00
Nate Begeman 4e56db674c Add support for TargetConstantPool nodes to the dag isel emitter, and use 
them in the PPC backend, to simplify some logic out of Select and
SelectAddr.

llvm-svn: 24657
 2005-12-10 02:36:00 +00:00
Evan Cheng 3c5198336c Use SDTCisPtrTy type property for store address. 
llvm-svn: 24656
 2005-12-10 01:59:36 +00:00
Evan Cheng 0d6cfee704 * Added X86 store patterns. 
* Added X86 dec patterns.

llvm-svn: 24654
 2005-12-10 00:48:20 +00:00
Chris Lattner 27656ac89c Add SDTCisPtrTy and use it for loads, to indicate that the operand of a load 
must be a pointer.  This removes a type check out of the code generated by
tblgen for load matching.

llvm-svn: 24650
 2005-12-09 22:58:42 +00:00
Evan Cheng 790af6d18f Added support for ComplexPattern. 
llvm-svn: 24638
 2005-12-08 04:28:48 +00:00
Chris Lattner 282c2af4d8 On some targets (e.g. X86), shift amounts are not the same as the value 
being shifted.  Don't assume they are.

llvm-svn: 24598
 2005-12-05 02:37:26 +00:00
Evan Cheng e8531381e2 * Added instruction property hasCtrlDep for those which r/w control-flow 
chains.
* Added DAG node property SDNPHasChain for nodes which r/w control-flow
  chains.
* Renamed SDTVT to SDTOther.
* Added several new SDTypeProfiles for BR, BRCOND, RET, and WRITEPORT.
* Added SDNode definitions for BR, BRCOND, RET, and WRITEPORT.

llvm-svn: 24586
 2005-12-04 08:13:17 +00:00
Chris Lattner 840458276c Add globaladdress and targetglobaladdress nodes for dag patterns 
llvm-svn: 24389
 2005-11-17 07:20:15 +00:00
Duraid Madina 17decbb253 add support for SELECT to TargetSelectionDAG.td, add support for 
selecting ints to IA64, and a few other ia64 bits and pieces

llvm-svn: 24147
 2005-11-02 02:37:18 +00:00
Duraid Madina 6c912bffd6 add support for int->FP and FP->int ops, and add ia64 patterns for these 
llvm-svn: 24132
 2005-11-01 03:07:25 +00:00
Chris Lattner ce9580fce4 Add nodes for CondCodeSDNode and setcc, and add a bunch of pattern fragments 
to make it easy to use them.  This lets you write patterns like:

(set PRRC:$rd, (setne GPRC:$rS, imm:$SH))

and stuff.

llvm-svn: 24009
 2005-10-26 17:00:25 +00:00
Chris Lattner 3a4b141e8c Add undef 
llvm-svn: 23990
 2005-10-25 21:03:14 +00:00
Chris Lattner a553780e98 Use a literal to define ineg instead of immzero 
llvm-svn: 23851
 2005-10-20 23:30:37 +00:00
Andrew Lenharth 7e0e8234f6 add cttz and ctpop 
llvm-svn: 23848
 2005-10-20 19:38:11 +00:00
Chris Lattner 56f31f5408 add the integer truncate/extension operations 
llvm-svn: 23733
 2005-10-14 06:40:20 +00:00
Chris Lattner 6e83cbf7f3 add a new SDTCisOpSmallerThanOp type constraint, and implement fround/fextend in terms of it 
llvm-svn: 23726
 2005-10-14 04:55:10 +00:00
Chris Lattner d83571bbf2 Pull DAG ISel generation nodes out of the PowerPC backend to where they 
can be used by other targets.  For those targets that want to use it,
have at.  :)

llvm-svn: 23680
 2005-10-10 06:00:30 +00:00